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ABSTRACT 
The logic analyzer and signal generator application is a system where user can input and 
output through the parallel port. For the logic analyzer application, certain pins of parallel 
port are "on" by user. There will be a output display on computer. For signal generator 
application, the parallel port pins will be activated by pressing buttons on a user interface. 
The parallel port will be connected to a logic analyzer hardware. The output will be 
display on interface of logic analyzer. 
There will be additional function of the application. Software based logic analyzer and 
signal generator have security feature where every user that uses to the software have to 
login before using the software. If the user login the wrong user identificati n and 
password, then an error message will be displayed. User have to re-login again until the 
correct user identification and password is typed. 
The main advantage of the application is that it can be u ed t te t , P A r ther 
electronic circuits. 
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CHAPTER 1: INTRODUCTION 
1.1 PROJECT BACKGROUND 
The title of this system is software based logic analyzer and signal generator. This 
research is a preliminary research since there is only a few research doing on it. The 
concept is quite new. This application is mainly how to transfer and acquire data from 
or to Parallel Port. 
The logic analyzer is a simple 4 channel PC parallel port logic analyzer with sample 
rate 50 kHz. The software uses status ports as input, thus using SPP mode is enough. 
Luckily most of PCs are equipped with such peripheral. The logic analyzer is built 
using a switch, 2 buffers, a parallel port, an analog to digital converter (ADC) and a 
computer. Data is input through parallel port by connecting the switch to the ADC pin. 
The data will be transfer to an ADC. This is to convert the analog data into digital data. 
One buffer is used as temporary storage of data that is connected between parallel p rt 
and an ADC. Another buffer is to control the transmission of signal. The data will be 
performed inside computer. There are 2 types of data performance, timing and binary 
format. 
The signal generator, on the other hand, is built using a testing device, parallel port and 
a computer. Unlike logic analyzer, the data is input from internal computer. The ignal 
generator will be connected to a logic analyzer to display signal general d y signal 
generator. There will be a user interface that let user to activate or deactivate the parall 1 
port pins. Due to the application is built using only 1 computer the data that input fr 111 
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internal of computer will only be tested using a logic analyzer, but not on another 
computer interface. Each time the specific pin is activated through user interface, the 
parallel port pin will shows high voltage of 5 volts. Otherwise, it will remains 0 volt. 
The problems are how to write and read the data to or from parallel port in clock timing. 
Normally, the topic include sampling rate and how the data acquisition system is 
capable of accurately reproducing waveforms of the favorite frequency. 
The sampling rate of the logic analyzer and signal generator is defined by the ratio of 
the number of samples acquired to the duration of sampling. Acquiring 100 samples 
over a duration of 1 second gives a sampling frequency of 100 Hz. Likewise, acquiring 
1 O samples over a duration of 100 ms is also a sampling frequency of 100 Hz. 
1.1.1 LOGIC ANALYZER 
Logic analyzer is a hardware or software that has the ability of analyze signal or 
waveform. Normally this logic analyzer is connected to a signal generator or a source 
which can generate signal. Logic analyzer generally have a number of channel and 
limited timing resolution. 
The logic analyzer can be configured as timing analyzer which give a waveform di play 
similar to that of an oscilloscope or as state analyzers which display signal in terms f 
binary or hex numbers, or both at the same time. 
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There are 2 types of logic analyzer, software and hardware. The software logic analyzer 
is a software that have ability of performing several types of waveform. A hardware 
logic analyzer is a useful electronic circuit which is useful in development and 
debugging, especially where fast logic circuits are involved with lots of signals whose 
relations have to be verified or examined. 
The data are stored in the memory, in the normal binary code; however, the display can 
be formatted in various different ways. In most logic analyzers, the data displayed are 
preceded by a line number (related to the trigger word) for the sake of convenience. 
The possible display formats are [Simulink Reference, 1994]: 
1. Timing format ( Timing analysis ) 
2. Binary or Hex format (State analysis) 
1.1.1.1 OPERATION 
The operation of the logic analyzer is controlled by a clock signal (the clock together 
with the data input is the data acquisition unit). A sample of the data present is taken 
each time a clock pulse occurs, and transferred to the memory [Craig Maynard 2000]. 
After the first clock pulse, ne data word is stored in the first mcm ry I cati n. n 
receipt of the next clock pulse this data word is shifted one place further and the next 
data word is transferred to the first memory location. ach sub cqu nt cl ck pul 
causes the string of data words to be shifted one place further in this way. 
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1.1.1.2 ADV ANT AGES 
• A logic analyzer is useful in electronic development and debugging, especially 
where fast logic circuits are involved with lots of signals whose relations have to 
be verified or examined. 
• The logic analyzer is used in order to make accurate timing measurements and 
to investigate voltage vs time characteristics of signals. 
1.1.2 SIGNAL GENERATOR 
Signal generator, on the other hand, is reverse of logic analyzer. Unlike logic analyzer, 
signal is generate by signal generator and is transmit out to a logic analyzer through 
parallel port. The signal generator generate signal that may be used in testing, audio 
analysis, or recording [Martin Clausen, 2002]. 
Generally, signal generator is divided into 2 types, hardware and softwar . 
A software signal generator is a software that capable of sending a signal down a cable 
so that it can be traced by a detector receiving signals on the same frequency. 
A hardware signal generator is connect to some DAC (Digital Analog onverter). The 
number of DA that is intend to be connected is depends on the number of bits 
supported by the signal generator. The DAC have the ability to convert digital data int 
analog data. 
There are 2 types of signal that can be generated by signal general r digital and anal g. 
Digital signal is data in its original format, it is binar . H ' c er ·ignal ·n .rutor '' n 
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convert the binary format into hexadecimal as well. Analog signal capable to be 
generated using the DAC device. 
1.1.2.1 OPERATION 
Signal generator generate data through 2 process, digital frequency generation and 
analog processing of signal [Mautin, 2001]. 
• Digital Frequency Generation 
The digital part of the frequency generator consists of a shift register, an adder, a 
latch and a IM bit EPROM. The shift register reduces the need of port pins at 
the MCU from 33 to 3. It also synchronizes the data input from the MCU with 
the operation of the adder. 
The adder output is feedback to itself via the latch. Therefore the value at the 
output of the latch is increased by the value in the shift register at every clock 
cycle. This value is also taken as an address for the PROM. Thi ~PR M 
contains a table, which allows to convert the value from the latch into the 
amplitude of the output signal. In principle any waveform can be stored and 
generated. 
The frequency and amplitude modulation is based on a software in the 
micro controller. Since the sinus is read from a l 6K byte lookup table (LSB 
first) starting at &HOlOOO, we can replace it by any other waveform. 
• Analog Processing of Signal 
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amplifier. The digital output of the EPROM is converted to a analog signal by a 
high speed, high precision DAC. Its current output is converted to a voltage by a 
operational amplifier. 
The MCU shifts the amplitude value into the DAC. The output of the DAC is 
feed into the multiplier and allows the adjustment of the amplitude. The offset is 
adjusted by another DAC. Its output is converted to a bipolar output by a dual 
OP. In the final step the signal is amplified by a strong operational amplifier. 
1.1.2.2 ADVANTAGES 
• Used to generate multiple types of signals. 
• The concept of signal generator can be used in Smart home. Smart home is a 
new technology that is currently being accepted and adopted in the society 
today. The similar concept between smart home and signal. generator is the 
automation of lights. This include turning on and off lights and appliances based 
on the lifestyles of the homeowner. 
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1.2 PROJECT OBJECTIVES 
• Is used to test FPGA. 
• Provide user to input data from external of parallel port into computer. 
• Provide user to input data from computer and output to parallel port. 
• Verify the input and output of parallel port. 
7 
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1.3 PROJECT SCOPE 
There are 2 parts that will be developed, there are logic analyzer and signal generator 
[Mautin, 2001]. 
Logic analyzer 
• data acquisition 
logic analyzer must has the capability of reading data from parallel port pins. 
• output display 
logic analyzer can displays 2 types of outputs, there are timing and binary. 
Timing output is square waveform. 
Signal generator 
• output data 
signal generator must has the capability of output data from parallel port pins. 
The data output into parallel port can be test using a logic analyzer. 
• Input feature 
Signal generator has the feature of input data. Generally, a user interface will be 
created to let user activates the parallel port pins. 
8 
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1.4 PROJECT CONSTRAINT 
There are a few constraints that need to be considered when implementing the system. 
There are as below [Jan Axelson, 1999]: 
• Parallel port type 
Parallel port consists of many types. The available types are SPP, PS/2 type 
(simple bi-directional), EPP, ECP and multi-mode ports. The most suitable 
mode for the application is SPP. The reason SPP port is chosen is because SP 
has 5 status inputs and 4 bi-directional control port. In newer ports, there are 8 
data ports that can be used as inputs. 
• Parallel port pin 
Every parallel port has three types of pins, data, status and contr 1. The parallel 
port pin that is selected to read is status pin and data pin is used to write. The 
data pin consists of 8 status pins, D0-07 and 4 status pins, 83, 4, 5 and 87. 
• Parallclportspccd 
The speed of parallel port is 200-400 kHz. 
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• Input for logic analyzer 
The input for logic analyzer must consists voltage of 0-5 volt. This is because 
the parallel port pin can not support power more than 5 volt. Otherwise, the 
parallel port will break. 
• Sampling rate 
The sampling rate of logic analyzer and signal generator is 50-100 kHz. The 
bigger the frequency, the more accurate the logic analyzer and signal generator 
become. 
• Output of logic analyzer and signal generator 
Logic analyzer can display data in square waveform, bus and binary format. 
Signal generator can generate square waveform. 
10 
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1.5 REPORT LAYOUT 
The purpose of this layout is to give an overview of the major phases involved during 
development of the project. Below is the report layout: 
Chapter 1: Introduction 
This chapter gives an overview of the major phases of the project that includes the 
objective, project overview, project scope, project development methodology and 
project schedule. 
Chapter 2: Literature Review 
This chapter give brief explanation on topics researched and studies that are relevant to 
this project. It is the combination between literature search and literature review. 
Among the discuss topics are operating system and Web development technology. 
Besides that, this chapter also makes a study on logic analyzer and signal general r. 
Chapter 3: System Analysis 
This chapter emphasizes on the analysis of the project's requirements, functional 
requirements, non-functional requirements and the methodology of system. It explain 
how the requirements for this project were acquired and the results of the analysi . 
11 
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Chapter 4: System Design 
This chapter explains the conceptual and technical design of the system. It covers the 
Structure chart, content design, block diagram, data flow diagram and user interface 
design. 
12 
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1.6 PROJECT SCHEDULE 
A project schedule is needed to achieve the project objectives. It was planned to manage 
the time and tasks needed to accomplish. 
For this project, it was planned in a set of several milestones as below: 
Table 1.6A: Project schedule 
,.MONTH JUN JULY AUGUST SEPTEMBER 
WEElt 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 
Project 
Definition 
Literature 
Review 
System 
Analysis 
System Design 
,_ 
Documentation Un
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1.7 SUMMARY 
This chapter is basically the introduction of the software based logic analyzer and signal 
generator application. This chapter has been clearly clarified the project background, 
objectives, scope, constraint, report layout and schedule of this project as well as the 
overview of the system. The next chapter will describe some research and analysis of 
the project. 
11 
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CHAPTER 2: LITERATURE REVIEW 
This chapter will carry out some research and analysis of the project or generally known 
as literature review. In the process of developing this system, researches have been done 
to understand various concepts as background study, especially logic analyzer, signal 
generator, parallel port and parallel port programming. Another important aspect of 
literature review is to sufficiently equip the developers with the knowledge of the 
strength and the limitations of several system architecture, system platform and also 
programming tools before the final decision in selecting the most suitable and 
appropriate development tools. In this chapter, some further understanding of the 
project related terms, terminologies and technologies were discussed. 
2.1 PURPOSE OF LITERATURE REVIEW 
Review of literature is a background study about the knowledge and information gained 
to develop this project. Its' purpose is to get a better understanding on the development 
tools that can be used to develop a project and also to get a better knowledge on the 
development methodologies used while developing a project. Besides that, review of 
literature also enables the developers to do comparison on the past-developed projects 
and study the strength and weakness f it. It will also give an verview f h w t 
improve the weakness and fulfill the requirements needed. 
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2.2 INFORMATION GETHERING METHOD 
In developing a system, it is important to identify the system requirement. In order to 
identify them, a lot of information is needed. A few techniques have been used to find 
out 
what the system needs and users really want. The requirement elicitation takes quite a 
long time. This is due to several techniques need to be applied in order to get a complete 
requirement. 
2.2.1 FACT FINDING TECHNIQUES 
Fact-finding is needed in order to have a better understanding of the system's 
needs and requirements. There are many sources that provide information in my 
research. The information gathering techniques involved are: 
• Internet Research 
Internet is used as the main resource for referring any ambiguities that arise 
during the entire development period. By analyzing in the similar system has 
made a big help in giving ideas on the features, functionality as well a the 
design of the web-based system. Besides that, online tutorials regarding 
programming language can also be obtained through surfing the Internet. 
• Document Room 
Previous seniors' thesis have been read through in order to gain an ov rall 
understanding on how a system was developed v hat ere the Iun ti nal an l 
non-functional requirements, and other relat d data. The gen ral tru .ture [ 
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each thesis has also been observed to find out the steps taken in carrying out a 
thesis. 
• Library 
Books, journals and magazines from the library have been read through and 
valuable information has been noted down. 
• Bookstores 
Several renowned bookstores, such as MPH and Popular, contain relevant 
references about this project. Suitable references books have been purchased in 
order to learn in detail about the technologies used in this project. 
2.2.2 SOFTWARE TESTING 
Relevant software and web development tools have been tested out to evaluate 
their suitability for this project. 
2.2.3 OBSERVATION 
The current logic analyzer and signal generator application had been reviewed. 
Through this technique, the related features of those application had been 
observed and defined. Besides, the related system is found and tested to find ut 
the functionality. Review has been carried out to sec whether it i econ mic t 
apply the new system and whether there is enough equipment to dcvcl p the 
new system. 
17 
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2.3 LOGIC ANALYZER 
2.3.1 DEFINITION 
Logic analyzer is a hardware or software that has the ability of analyze signal or 
waveform [Arian, 2003]. Normally this logic analyzer is connected to a signal generator 
or a source. There are 2 types of logic analyzer, software and hardware. 
The software logic analyzer creates virtual analyzer or the computer's screen and allows 
easy manipulation with all controls by mouse. A software logic analyzer is basically 
nothing more than a memory, which functions here as a multiple shift register for at 
least 16 bits in parallel, where user store digital data, taken from a system under test. 
A hardware logic analyzer is a like a recorder for digital signals. During a certain 
(small) period of time, the state of a few digital lines can be recorded to a file. An event 
can be specified to signal the start of the recording, i.e. line 1 toggeling from 0 to 1. 
This recording can be viewed afterwards, allowing for zooming and scrolling in the 
time domain. 
A logic analyzer is useful in electronic development and debugging, especially where 
fast logic circuits are involved with lots of signals whose relations have to be verified or 
examined. 
2.3.2 MODE 
In fact, there are two modes of logic analyzers, timing and state [Agilent Techn gics, 
2000]. 
18 
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• Timing analyzer 
A timing analyzer is the part of a logic analyzer that is analogous to an 
oscilloscope. Timing mode uses an internal user-defined clock for data capture. 
As a matter of fact, they can be thought of as close cousins. The timing analyzer 
displays information in the same general form as a scope, with the horizontal 
axis representing time and the vertical axis as logic levels of high and low. 
Because the waveforms on both instruments are time-dependent, the displays are 
said to be in the "time domain". Timing mode displays more information than 
state mode than is often necessary. 
<'I, H> ••• >'I, id, •••, "'- .. ), lfO. , < •>,', '" 
............... ...... ... , . . . , ,•. ' . ~. . . . . ,•. ' . , . . . ' 
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Diagram 2.3.2A: Logic analyzer timing mode [Agilent Technologies, 2000] 
• State analyzer 
A state analyzer is analyzer that performs its data in binary or hexadecimal way. 
The binary format takes the same binary coded data from the memory a for the 
time mode, and represents them directly in ones and zeroe t gi c what i 
known as a state table. The hexadecimal repre entati n which i simply a 
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translation of the binary format into the hexadecimal notation (where the 
numbers from 0 to 15 are represented by 0, 1,2, 3,4, 5, 6, 7, 8, 9, A, B, C, D, E, 
and F, successively). For example, D7 in "hex" =binary 1101 0111 = 215 in 
normal decimal notation. 
State mode is generally clocked by the clock in the system that is being tested. It 
can also be useful to connect the clock read or write pin or the address latch 
enable pin. This allows data to be captured every time the read or write pin 
changes, or whenever the address latch is enabled. The state analyzer only 
captures data when the clock changes state. Depending on how it is configured, 
the data may be captured on the rising or falling edge of the clock. 
2.3.3 SAMPLING METHOD 
A timing analyzer works by sampling the input waveforms to determine whether they 
are high or low. It cares about only one user-de.fined voltage-threshold. If the ignal is 
above threshold when it samples, it will be displayed as a 1 or high by the analyzer. By 
the same criterion, any signal sample that is below threshold is displayed as a 0 or low. 
From these sample points, a list of ones and zeros is generated that represents a one-bit 
picture of the input waveform. As far as the analyzer is concerned, the waveform is 
either high or low no intermediate steps. This list is stored in memory and is also used 
to reconstruct a one-bit picture of the input waveform, as shown below. 
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Diagram 2.3.3A: Input waveform [Agilent Technologies, 2000] 
This tendency to square everything up would seem tc limit the usefulness of a timing 
analyzer. User should remembers, however, that it is not intended as a parametric 
instrument. If user wants to check rise time of a signal with an analyzer, user are using 
the wrong instrument. But if user needs to verify timing relationships among several 
lines by seeing them all together, a timing analyzer is the logical (no pun intended) 
choice. For example, imagine that user has dynamic RAM in a system that must be 
refreshed every 2 ms. To ensure that everything in memory is refreshed within t iat 2 
ms, a counter is used to count up sequentially through all rows of the RAMs and refresh 
each. If user wants to make certain that the counter does indeed count up through all 
rows before starting over, a timing analyzer can be set to trigger when the counter starts 
and display all of the counts. Parametrics are not of great concern here user merely want 
to check that the counter counts from 1 to N and then starts over. 
When the timing analyzer samples an input line, it is either high or low. ff the line i at 
one state (high or low) on one sample and the opposite state on th n ·t sample the 
analyzer "knows" that the input signal transitioned at sometime in between the two 
samples. It doesn't know when, so it places the transition point at the n xt sample as 
.. ! 
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shown below. This presents some ambiguity as to when the transition actually occurred 
and when it is displayed by the analyzer. Worst case for this ambiguity is one sample 
period, assuming that the transition occurred immediately after the previous sample 
point. 
I .,.__ TtviNSl'MNS OCCUR _...., I Bl:t'WEEl"ls.AWU:l'Clt-f~S 
I 
INPUTSIGNAl ----~-- 
SAMPLE POINiTS --+ t t t r t 
Diagram 2.3.3B: Sample point [Agilent Technologies, 2000] 
With this technique, however, there is a trade-off between resolution and total 
acquisition time. Remember that every sampling point uses one memory location. Thus, 
the higher the resolution (faster sampling rate), the shorter the acquisition window. 
2.3.4 FEATURES 
• Glitch capture 
ne headache of digital systems is the infamous "glitch". Glitches have a na ty 
habit of showing up at the most inopportune times with the most disastrous 
results [Craig Maynard, 2000]. How does user captures a glitch that occurs once 
every 36 hours and sends system into the weeds? Once again the timing 
analyzer comes to the rescue! Some timing logic analyzers ha glitch trigg r 
capability that makes it easy to track down elusi e glitch pr blem . 
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A glitch can be caused by capacitive coupling between traces, power supply 
ripples, high instantaneous current demands by several devices, or any number 
of other events. High performance DSO's provide a glitch trigger mode where 
the user can specify a trigger on a pulse of less than or greater than a specified 
pulse width. However, since a timing analyzer samples the incoming data and 
can keep track of any transitions that occur between samples, it can readily 
recognize a glitch. In the case of an analyzer, a glitch is defined as any transition 
that crosses logic threshold more than once bet veen samples. 
The analyzer already keeps track of all single transitions that occur between 
samples. To recognize a glitch, user "teaches" the analyzer to watch for multiple 
transitions and trigger on them. 
It's helpful to have the ability to trigger on a glitch and display data that 
occurred before it. This can help user to determine what caused it. his 
capability also enables the analyzer to capture data only when user wants it 
when the glitch occurred. Think about the example mentioned in the beginning 
paragraph of this section. User has a system that crashes periodically because a 
glitch appears on one of the lines. User could set up a trigger condition that 
captures the crash and then look at the control lines before the crash ccurr d. 
Another alternative is to use an analyzer without glitch trigger capability and it 
in front of the machine waiting until user see the glitch. Unfortunately neither 
of the above are practical alternatives. If user can tell the analyzer to trigger on a 
glitch, it can stop when it finds one, capturing all the data that happ ned bef re 
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it. User lets the analyzer be the baby-sitter and when the system crashes, user 
has a record of what led up to the error. 
• Triggering 
Another term that should be familiar to logic analyzers is triggering, often called 
"trace point." A logic analyzer continuously captures data and stops the 
acquisition after the trace point is found to display the data. Thus a logic 
analyzer can show information prior to the race point, which is known as 
negative time, as well as information after the trace point. 
a)Pattern Trigger 
Setting trace specifications on a timing analyzer is a bit different from setting 
trigger level and slope on an oscilloscope. Many analyzers trigger on a pattern 
of highs and lows across input lines. 
b )Edge Trigger 
Edge triggering is a familiar concept to those accustomed to usmg an 
oscilloscope. When adjusting the "trigger level" knob on a scope, user could 
think of it as setting the level of a voltage comparator that tells the scope to 
trigger when the input voltage crosses that level. A timing analyzer works 
essentially the same on edge triggering except that the trigger level is preset to 
logic threshold. 
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Why include edge triggering in a timing analyzer? While many logic devices are 
level-dependent, clock and control signals of these devices are often edge- 
sensitive. Edge triggering allows user to start capturing data as the device is 
clocked. As a simple example, take the case of an edge-triggered shift register 
that is not shifting data correctly. Is the problem with the data or the clock edge? 
In order to check the device, user need to verify the data when it is clocked on 
the clock edge. The analyzer can be told to capture data when the clock edge 
occurs (rising or falling) and catch all of the outputs of the shift register. Of 
course, in this case user would have to delay the trace point to take care of the 
propagation delay through the shift register. 
_D_AT._A_---1 D· 
CLOCK 
Diagram 2.3.4A: Register [Agilent Technologies, 2000) 
Triggering Conditions 
Trigger patterns can be defined to tell the logic analyzer when to tart 
capturing data. Any input signal channel can be set to a variety of trigger 
conditions. Data capture begins when all of the trigger conditions in the 
active trigger pattern are satisfied. Table I I ist p ssi ble trigger 
conditions for each channel. 
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Table 2.3.4B: Channel trigger conditions 
Table 1. Channel Ti'i!lJer Conditions 
- - 
Trigg:er Cnndition Description 
Don't Care Derault trigger condition. The channel is not used to 
determine the trigger event. 
Low The analyzer triooers when the channel is low. 
High The analyzer triooers when the channel is high. 
Falling The analyzer triggers when the channel is falling. 
Rising The analyzer triggers when the channel is rising. 
Rising or Falling The analyzer triooers when the channel is rising or falling. 
Edge 
2.3.5 OPERATION 
The operation of the logic analyzer is controlled by a clock signal (the clock together 
with the data input is the data acquisition unit). A sample of the data present is taken 
each time a clock pulse occurs, and transferred to the memory. 
After the first clock pulse, one data word is stored in the first memory location. On 
receipt of the next clock pulse this data word is shifted one place further, and the next 
data word is transferred to the first memory location. ach subsequent clock pulse 
causes the string of data words to be shifted one place further in this way. 
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Data Acquisition 
• 
Trigger 
(S"top) 
.____> Clock 
Logic Analyzer 
lVlemory 
Diagram 2.3.SA: Data acquisition [Craig Maynard, 2000) 
2.3.6 COMPONENTS 
2.3.6.1 MEMORY 
A prime consideration for defining the memory of a logic analyzer is the width of user 
data word, in other words how many bits in parallel can be taken at every clock pulse. 
The number of words user can store at a time is a second consideration. It may be e.g. 
64; the memory will then have 64 locations for the data words - but any other size is 
possible. 
Now in order to visualize the data of interest, user need to be able to freeze the data 
flow at a required spot. This is done with the aid of the trigger function - a very 
important part of every logic analyzer. 
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2.3.6.2 TRIGGER FUNCTION 
The trigger function tells the logic analyzer to stop data acquisition, and to freeze the 
data present in the memory at that instant. At the appropriate moment user takes the 
data stored, format them and transfer them to the display - the third main function of the 
logic analyzer. 
2.3.6.3 DATA ACQUISITION 
The sampled data should, of course, be acquired correctly from the system under test. 
That it is done via probes, color-coded leads being used to connect the probes to the 
system under test. 
Depending on the type of analyzer, user can also use individual probes for connecting 
each data input to the circuit of interest, for example for sampling the data present on 
the data bus and address bus of a microcomputer system as shown in diagram 2.3.6.3A. 
Diagram 2.3.6.3A: Transmission of data through bus [ raig Maynard 2000] 
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2.3.7 SOFTWARE FAULTS 
Software errors are mainly program errors [Craig Maynard, 2000]. These can be 
subdivided into 3 main groups: 
• Wrong Instructions 
The first is an error caused by wrong instructions, so the program is not 
executed in the way planned. This could also be due to missing instructions, 
wrong addresses, etc. 
• Timing Faults 
In some programs for communication between processor and peripherals, the 
transmission rate is software, controlled. If the peripheral unit is too slow in 
executing its function and the software is not programmed to wait for 
completion of the operation in question, the program will continue, which means 
that various faults can occur. 
• Memory Defects 
Another type of error, sometimes wrongly regarded as a software fault i a 
memory defect - due e.g. to an open circuit or a short-circuit in the memory 
lines. Such a memory defect could also be the cause of the mix-up between the 
unconditional jump and "jump-non-zero" instructions mentioned above. 
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2.3.8 HARDWARE FAULTS 
The faults which can occur in digital circuitry may be due to the hardware, the software, 
or both; software faults occur, of course, only if the application is controlled by a 
software program [Craig Maynard, 2000]. The following hardware faults may be 
distinguished: 
• no data or wrong data 
• glitches 
• spikes 
• races 
• timing error 
• ringing 
• wrong level 
These faults can also occur in analog circuits; however, the large number of Signal lines 
in combinational circuits can greatly complicate the task of fault finding. 
Software faults are mainly program errors from different sources, or memory defects. 
Let us now look at each type of fault in turn. 
• No data 
No data or wrong data can be due to a broken line, short-circuit, or power failure 
in some circuits. 
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• Glitches 
Diagram 2.3.8.2A shows one way in which a glitch can be generated. The circuit 
is a 4-bit counter gated in such a way that it counts only up to 3. At count 3 both 
outputs a and b are high; the AND gate is then enabled and both flip-flops are 
reset to zero. This means that the "a" output is high only for a very short time 
here before it is reset. The resulting short pulse (shown in the figure) is called a 
"glitch". This type of unwanted signal will normally be found only in the design 
stage. Correct design should eliminate all glitches . 
• 
., a a, 
Q~ 
: I 11 ~ I ', ~ 
ti 
Diagram 2.3.8A: Glitch generation [Craig Maynard, 2000] 
• Spikes 
A spike is an unwanted signal very similar to a glitch. Diagram 2.3.8B shows an 
example of spike generation. The sharp rising edge of a signal transition present 
on one or more of the lines in a bus system can cause a parasitic signal to appear 
on one or more bus lines owing to capacitive coupling. Un
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Diagram 2.3.SB: Spikes [Craig Maynard, 2000] 
This parasitic signal is called a spike. It can create problems in a logic circuit connected 
to the line involved as the circuit would receive the unwanted signal for a short time. 
• Races 
Races are quite similar to glitches and spikes. They generally occur when 
signals of different speed are combined in one logic circuit. See diagram 2.3.8C. 
If both signals a and b have sharp edges as shown in the top half of the figure 
there will be no signal at the output of the NOR gate. However heavy loading of 
the "b" signal line can make the rising edge of the "b" signal somewhat slower 
than the falling edge of the "a" signal. Consequently, it will take longer than 
usual for b input to reach its switching threshold. For a short time, therefore, 
both a and b will be within the range characterized as "low", giving a high 
output. 
As soon as the b signal reaches the threshold level, the output goes low which 
results in a short unwanted output pulse. 
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Diagram 2.3.8C: Races [Craig Maynard, 2000] 
• Timing Errors 
Another hardware fault condition can be caused by timing errors. 
Diagram 2.3.8D shows data on a data bus together with the corresponding 
sampling pulse. Let suppose the data is taken from the bus and sent to another 
device at the falling edge of the sampling pulse. If, for some reason the data 
sampling pulse is delayed and appears at the moment when the data are 
changing (indicated by the crossing of the data lines), undefined data are 
sampled and the result may be false. Un
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Diagram 2.3.8D: Timing error [Craig Maynard, 2000) 
• Wrong Level 
Each family of logic circuits has its own defined range of switching levels. 
A TTL output will deliver an output level of less than 400 m V when the signal is 
logic 0, and of at least 2.4 V when the input signal is logic 1. At the input, 
however, it will till recognize 800 mV as a 0 and ignal from 2 V onwards as 
1. If the input level is between 0.8 and 2.0 V the logic condition is undefined. 
The output signal can then be either a 1 or 0, so a faulty conditi n can ccur. 
These wrong levels can be caused by excessive loading of the logic gates r by 
interference. 
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2.4 SIGNAL GENERATOR 
2.4.1 DEFINITION 
Signal generator is a device or software which can generate signal by itself. N rrnally 
signal generator will be connected to a logic analyzer [ Electronic I, 2003]. Thor ar 
two types of signal generator, software and hardware. A software signal generator is 
software that capable of sending a signal down a cable so that it can be traced by a 
detector receiving signals on the same frequ ncy. 
A hardware signal generator is connected to some DAC (Digital Analog Converter). 
The number of DAC that is intends to be connected is depends n the number of bits 
supported by the signal generator. The DAC have the ability to convert digital data into 
analog data. As a result, the output will be in analog form. llowcver, signal generator 
can generate digital output as well. Sometimes the output can be generated in 
combination of analog and digital. ach output is configured via its Setup menu. The 
DAC outputs may be swapped with a single toggle, or the same signal may be fed t 
both at once. 
The signal generator has other type of source as well. It i may be c nncctcd t a ound 
card that can generate sound signal. The gen ral urcc arc a f 11 w: 
• White noise uniform di tributi n 
• Gaussian (normal distri uti n whit' n isc 
dju ta le tandard D' iati n 
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• Pink.noise 
• Band-limit noise 
(Adjustable band/gap edge frequencies and shapes) 
WAVESllAPE SELECT 
(SINE I SQUARE /TRIAN LE) 
Mf>LITUDE 
RANGE 
HI/LO) 
Diagram 2.4.JA: Signal generator hardware [ELEC 2010, 2002] 
2.4.2 MODE 
• Dynamic mode 
Signal generator consists of dynamic mode [Mautin 200 l l The dynamic mode permits 
continuous real-time signal generation. This dynamic mode not nly all w extremely 
fine frequency resolution but it aJso allow extremely long tone burst and frequency 
sweeps (hours or day ) and complex signal interactions. or example, tw comp ncnt 
frequencies that are set to differ by 
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0.0001 Hz will only be in phase once every 2.78 hours. Modulation cycles can 
be combined to get even longer cycles, many millions or even billi n of years. 
• Static mode 
Static mode permits static signal generation [Maulin, 200 l]. The data that i 
stored in a static buffer is loaded out and display in a static mode. Normally the 
sigml generated is simple. 
2.4.3 FEATURES 
There are some example features that conclude in general signal generator, for example: 
• Wave type and frequency modulators 
Each DAC channel allows some different wave components to be generated, 
each with its own separate submenu page system. ~ ach component page has 
submenu controls for wave type and frequency modulators. 
• Complete signal configuration 
Complete signal configurations may be saved t files for aut matic I ad n start- 
up, or may be saved or load d at any tim unng oration. 
• Output voltage 
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• Power On presets 
Power On presets, recall power on presets button 
2.4.4 OPERATION 
The signal generator works in synchrony with the data acquisition process. At each 
sample time, an output sample is given from each active stimulus source in the order 
DAC 0, DAC 1, DigOut before the analog input sample data is read. The stimulus 
samples are pre-computed and stored, in the same sequence they will be used, in one 
memory buffer. The size of buffer is varied depends on the number of output bits. 
Whenever any stimulus parameter is changed, the entire stimulus buffer is recomputed. 
However, the usage of this buffer changes between conventional static and the new 
dynamic generation modes. 
By controlling the timing of each component, the waveform components can be made to 
occur sequentially or concurrently during a single data acquisition sweep. The signal 
generate by signal generator may also be grouped for output on two separate alternating 
sweeps or four sequential sweeps. 
Generally, the signal generator generate signal through 2 pr ccs , digital fr quency 
generation and analog processing of signal [Mau tin, 200 I]. 
• Digital Frequency Generation 
The digital part of the fr quency general r c nsis: I 1 shift r •gist ·r an a Id ·r, a 
latch and a I bit ·PI M.Th' shift rcnistcr rcduccs tbo nccd l't rt pins ll 
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the MCU from 33 to 3. It also synchronizes the data input from the MCU with 
the operation of the adder. 
The adder output is feedback to itself via the latch. Therefore the value at the 
output of the latch is increased by the value in the shift register at every clock 
cycle. This value is also taken as an address for the EPROM. This EPROM 
contains a table, which allows converting the value from the latch into the 
amplitude of the output signal. In principle any waveform can be stored and 
therefore generated. 
The accuracy of the generated frequency is determined at low frequencies by the 
precision of the oscillator and at high frequencies by the jitter, which is caused 
by the discrete nature of adder and table. 
The frequency and amplitude modulation is based on a DDS software in the 
micro controJler. Since the sinus is read from a l 6K byte lookup table (LSB 
first) starting at &HOlOOO, we can replace it by any other waveform. 
• Analog Processing of the Signal 
The final output signal is formed through DAC filter multiplier and an 
amplifier. The digital output of the EPROM is converted to a analog signal by a 
high speed, high precision DA . Its current output is converted t a voltage by a 
operational amplifier. To rem 
empl y d. 
glitche and harm ni s u ult .rworth Iilt ·r i · 
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The MCU shifts the amplitude value into the DAC. The output of the DAC is 
feed into the multiplier and allows the adjustment of the amplitude. The offset is 
adjusted by another DAC. Its output is converted to a bip Jar utput by a dual 
OP. In the final step the signal is amplified by a strong operational amplifier. 
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2.5 PARALLEL PORT 
What is the "parallel port"? In the computer world, a port is a set of riginal lines that 
the microprocessor, or CPU, uses to exchange data with other comp ncnts [Jan 
Axelson, 1999]. Typical uses for ports are communicating with printer, mod ms 
keyboards, and display, or just about any component or device except syst m m m ry. 
Most computer ports are ~igital, where each signal, or bit, is 0 or l. a parall I port 
transfers multiple bits at once, while a serial port transf rs a bit at time (though it may 
transfer in both directions at once). 
The original computer's parallel port had 8 output, 5 input and 4 bi-dir cti nal line . 
These are enough for communicating with many types f peripheral . n many new r 
computers, the 8 outputs can also serve as input D r faster c mmunicati n with 
scanner , drivers, and other device that end data l the mput r. 
The parallel port was designed a a printer p rt, and many f th riginal name fi r th 
p rt's signals (Paper ~nd, AutoLineFeed) reflect that u c. But these days, y u an find 
all kinds of things besides printers onnected t the p rt. The term peripheral, r 
peripheral device is a catch-all cat g ry that in ludc print ·r scanner , m d ms and 
other devices that connect to a c rnputcr. 
2.5.1 PORT TYPE 
As the design of computer e l ed 
versions of the arall l p rt. h n \ rt l • · ar · · 1111 atiblc ith th 
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2.5.1.1 ORIGINAL (SPP) 
The parallel port in the original IBM PC, and any port that emulates the riginal p rt' 
design, is sometimes called the SPP, for standard parallel port, even though the original 
port had no written standard beyond the schematic diagrams and d cumcntation f r th 
IBM PC. Other names used are AT-type or ISA-compatible. 
The port in the original PC was based on an existing cntronics printer intcrfac . 
However, the PC introduced a few differences, which other systems have continu d. 
SPP can transfer 8 bits at once to a peripheral, using a protocol similar to that u ed by 
the original Centronics interface. The SPP doesn't have a yte-wide input p rt but f r 
PC-to-peripheral transfers, SPPs can use a Nibble mode that tran fer ach byte 4 bits at 
a time. Nibble mode i sl w, ut ha bee me p pular a a way t u c th parall I p rt 
f r input. 
2.5.1.2 PS/2-TYPE (SIMPLE BI-DIRECTIONAL) 
An early impr vement to the parallel port wa th bi-dirccti nal data p rt intr duccd n 
IBM's model P /2. The bi-dirccti nal port cnabl a periph ral t r 8 it at nc 
to a PC. The term P /2-typc has c m t r f r t any parall p rt that has a bi- 
directional data port but doesn t upp rt the P rn cl 'S d .cribcd 'I . l3yt 
mode is an 8-bit data transfer protocol that P /2-t p p rt· an use t tran fer data fr m 
the peripheral to the P . 
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2.5.1.3 EPP 
The EPP (enhanced parallel port) was originally developed by chip maker Intel, P 
manufacturer Zenith, and Xircom, a maker of parallel-port networking products. As on 
the PS/2-type port, the data lines are bi-directional. An PP can read r write a byte of 
data in one cycle of the ISA expansion bus, or about 1 micr second, including 
handshaking, compared to four cycles far an SPP or PS/2-type port [Peac ck, 2002]. An 
EPP can switch directions quickly, so it's very efficient when used with disk and tape 
drives and other devices that transfer data in both directions. An PP can also emulate 
an SPP, and some EPPs can emulate a PS/2-type port. 
2.5.1.4 ECP 
The · P (extended capabilities p rt) wa fir l pr p ' d by l Ie I .u Packard and 
Mier soft. Like the .. PP the P i bi-directi nal and can tran fer data at I A-bus 
speeds. E Ps have buff r and supp rt f r DMA (direct m m ry ace ) tran f rs and 
data compression. P transfers are useful for printer scann rs and ther pcriph ral 
that transfer large blocks [data. An ,, P can als emulate an PP r P /2-typc p rt 
and many "' Ps can mulate an PP as well. 
2.5.1.5 MULTI-MOD PORT 
The parallel port uses a variety of the comput r re ur · . · .r p rt us s a ran '' r u 
address, though the num r and 1 ati n I a I Ire scs ari 'S. an l rts hu • 111 
assigned IR interru t · quc ·t l " l and I:.. 'P · ma ht1 · ·111 nss: Ill' I I 
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The resources assigned to a port can't conflict with those used by other system 
components, including other parallel ports. 
2.5.2 PARALLEL PORT RESOURCE 
The parallel port uses a variety of the computer's resources [Peacock, 2001 ]. -.very p rt 
uses a range of addresses, though the number and location of addresses varies. Many 
ports have an assigned IRQ (interrupt request) level and Ps may have an assigned 
DMA channel. The resources assigned to a port can't conflict with those used by oth r 
system components, including other parallel ports. 
2.5.2.1 ADDRESSING 
ach printer port consists f three p rt addre se ; data, statu and c ntr I p rt. These 
addresses are in sequential order. That i , if the data p rt is at addr 
corr spending status p rt is at Ox0379 and the contr Ip rt is at 0 37a. 
The following is typical. 
Printer 
LPTI 
LPT2 
LPT3 
Ont-a Port tatu 
Ox03bc Ox03bd 
Ox0378 Ox0379 
Ox0278 Ox0279 
ontrol 
0 03be 
0 037a 
0 27n 
'I I 
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2.5.2.2 INTERRUPTS 
Most parallel ports are capable of detecting interrupt signals from peripheral. The 
peripheral may use an interrupt to announce that it's ready to receive a byte, or that it 
has a byte to send. To use interrupts, a parallel port must have an assigned interrupt- 
request level (IRQ). 
Conventionally, LPTl uses IRQ7 and LPT2 uses IRQ5. But IRQ5 is u cd by many 
sound cards and because free IRQ levels can be scarce on a syst m, even IR 7 may be 
reserved by another device. Some ports allow choosing other IRQ levels besides these 
two. 
Many printer drivers and many other applications and driver that ace the parall I 
p rt don't rcquir parallcl-p rt interrupts. If u r el ct n JR Jcv I f rap rt th p rt 
will still work in most cases, though ornctirncs n t a efficiently and y u can use the 
IR level f r something else. 
2.5.2.3 DMA CHANNELS 
• Ps can use direct memory accc MA) f r data Iran Iers at the parallel. p rt. 
During the MA transfers, the CPU i fr c t d th r thing , Mi\ tran ·fer can 
result in faster perfonnancc crall. In rdcr 
assigned DMA channel in the range 0 t 
use MJ\ the rt mu l ha c an 
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2.5.3 PORT HARDWARE 
2.5.3.1 PC PARALLEL INTERFACE 
View is looking at 
Connector side of 
DB-25 Ivlale Connector. 
Pin Descriptio1 
1 Strobe PC Output 
2 DataO PC Output Pin Assignments 
3 Data 1 PC Output 
4 Data2 PC Output Note: 8 Data Outputs 
5 Data3 PC Output 
6 Data4 PC Output 
4 Misc Other Outputs 
7 Data5 PC Output 5 Data Inputs 
8 Data6 PC Output 
9 Data 7 PC Output Note: Pins 18-25 are 
10 ACK PC Input 
11 Busy PC Input 
Ground 
12 Paper Empty PC Input 
13 Select PC Input 
14 Auto Feed PC Output 
15 ErrOr PC Input 
16 Initialize Printer PC Output 
17 Select Input PC Output 
Diagram 2.5.3.1 .A: Parallel port interface [Dage, 1999) 
Many years ago, IBM designed the parallel p rt t driv print rs. A standard ' ' 
25 pin male connector was avai I able n the a k f th r that · nn · t ·d t a 
Instead of building a clean dir ct intcrfac that r •li ·d n Ilwar • I in srt 
signals, they u d hardx ar in erter · in a 111 ·t unusu l Iushi n. Ir 'r 111 
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inverter, there an inverter, everywhere an inverter. But it's the standard, 
everybody has one so lets use it. 
DOS supports up to three parallel ports that are assigned the handles I LPT1, 
LPT2, and LPT3. Each port requires three consecutive I addresses t select all 
the possibilities. They will be referred to as Base, Base +I, and Base + 2. 
Parallel port is a misnomer. Actually there are five ports, consisting f tw 
output ports and three input ports [NI, 2003]. 
At base address, eight bits are available as output on pins 2-9. They are hard 
wired to an eight bit input at the same address. 1 he output is latched in the u ual 
manner with the IO write pulse and is always active. The original IBM card used 
a 74LS374 tri- tate device that ha it utput enable pi 1 hardwir d activ '. Thi 
means the input can only read the output so it' not usabl pt t heck that 
the utput is correct. The riginal I M card c uld be rcw rkcd t c ntr I the 
output enable pin that would then free up the input but this is n t r 'C rnmcnd d. 
I esistor , nd capacitors suppress ringing but h uld n t limit thi p rt peed. 
When using M devices driven fr m thi utput it' 1· c mm nd id that pull- 
up resistors be used. 
At base+ 1, there are fi c input bits fr m 7. They ar gut 'd n the us 
with IO read. Note that bit 07 pin 11) i in erted. fl war' .an in rt thi bit if' 
necessary and will be dem n trate later. Bit 
gen rate a hardx ill' i term t. ' rul · n [ili n · mu, l l · in 'l Ior · in 
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interrupt occurs. This pin can be used as a data input without concerns of 
inadvertently causing an interrupt. If a hardware interrupt is desired, thi is the 
pin to use. 
At base+ 2 several options exist. This is a four bits output or a four bit input, r 
can be configured as any mixture of input and output. This is possible because 
the output is open collector. By sending data to this port to make an output pin 
high, allows that pin to be driven as an input. The open coll ctor arc pulled 
high with 4.7 K resistors. Open collectors are not driven high but float high due 
to the pull up resistor charging any capacitance in the circuit. The speed on this 
port will not be as fast as on the base address particularly bit 0 that ha an 
added external capacitor. Test any application that requires maximum utput 
speed from this port. 
Interrupts ar normally open collector activated with a d vice pulling the line 
low. Any card in the I A slot can pull an interrupt line low. This parall I p rt 
card uses a different approach. Bit D4 at base + 2 contr ls a tri-state device. 
When D4 is high, pin's l 0 logic state is pa d t th hardware int rrupt nurn er 
7 (default) or number 5. Remember that all utput ar latched and r main 
active. If bit D4 is set high and input pin I i high uld disa le th r 
cards from using the selected int rrupt. 
low when not controlling the interrupt. 
r tware pr iram sh uld s 't bit 
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To summarize: the parallel port is capable of eight to 12 output bits, and five to 
nine input bits. One of the input lines can be used as a hardware interrupt. Al.I 
inputs and outputs will behave as 74LS devices. 
2.5.3.2 CONNECTORS 
The PC's back panel has the connector for plugging in a cable to a printer or 
other device with a parallel-port interface. Most parallel port use the 25-contact 
D-sub connector, the shell (the enclosure that surrounds the contacts) is roughly 
in the shape of an upper-case D. Other names for this connector are the 
subminiature D, DB25, D-shell or just D connector. The I~ · 1284 tandard f r 
the parallel port calls it the I 1284-A connector. 
2.5.3.3 CABLES 
Most printer cables have a 25-pin male -sub c nnect r nd and a male 3 - 
contact on the other. Many refer t the 36-contact c nncct r a the entr nic 
connectors, because it's the same type formerly u ed on entr nic printer. ther 
names are parallel-interface c nnector r ju t print r nn ct r, I · · ~ 1284 call it the 
1284-B connector. 
Peripherals other than printers may u e diff r nt nnc t r and r equirc differ nt .abl ·. 
Some use a 25-pin D-sub like the one n the P . I\ d ice that use [th. 
port's signals may use a telephone 
Newer peripheral ma hu th 
- ir · RJ 11 1 1:111 8-v ire 10 
nnc 'l r. 
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In any case, because the parallel-port's outputs aren't designed for transmitting over 
long distances, it's best to keep the cable short: 6 to 10 feet, or 33 feet for an T --b--~ 
1284-compliant cable. 
2.6 BUFFER 
The simplest form of digital input is shown in diagram 2.6A. The 74H 244 buffer its 
between the processor and the outside world. When the processor wants to read the 
status of devices on the input port, the 74HC244's output enable i asserted, and data 
flows through the buffer and onto the data bus. 
74HC244 DO 
AO YAO 
A1 YA1. 
A2 YA2 
8 digilal A:3 YAS 
inputs 80 YBo 05 YB1 C6 YB2 07 
8 Onto 
bus 
READ(L ToGlu 
Logic 
Dia ram 2.6A: 741-l 244 buffer [Uob Perrin 200 l 
lf the system must have many digital input the 74H 244 chem may add an 
doesn't take many 74HC24 s n a bu t 1 wit d wn, 
o 
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2.7 ANALOG TO DIGITAL CONVERTER (ADC) 
The ADC0808/ADC0809 is an 8 bit ADC that also contains an 8 channel multipcxcr 
[Shauna Rae, 1999]. The ADC0808/0809 was designed for simple interface with analog 
inputs, especially transducers. There are a couple of limitations that f llow: 
• The source resistance must be below 1 Okohms for operation below 640kHz and 
below Skohms for operation around l .2MHhz. 
• The source must remain stable while it is being sampled and should contain little 
noise. This means it must remain stable for up to 72 clock cycles. 
• If Vee and ground are used as reference voltages they hould b i olatcd by 
decoupling with a l microF capacitor. 
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2.8 PLATFORM 
An operating system (sometimes abbreviated as "OS") is the program that, after being 
initially loaded into the computer by a boot program, manages all the other program in 
a computer. The other programs are called applications or application programs. Th 
application programs make use of the operating system by making requests f r scrvi 
through a defined applicrtion program interface (API). In addition users can interact 
directly with the operating system through a user interface such as a command language 
or a graphical user interface (GUI). 
An operating system performs these services for applications: 
• In a multitasking operating system where multiple pr grams can be running at 
the arne time the p rating system determine· which applicati n 
what order and how much time should be allowed for ach applicati n bcf re 
giving another application a turn. 
• It manages the sharing of internal memory among multiple applicati n . 
• It handles input and output to and from attached hardwar dcvic uch as hard 
disks, printers, and dial-up p rts. 
• It sends messages t each appli ati n r int racti e u r ( r 
operator) about the statu of perati n and any err rs that may ha 
• It can offload the management f hat are called batch job 
a sy tcm 
urr .d. 
printing) so that th initialing applicati n i Irec I fr m this w r . 
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On computers that can provide parallel processing, an operating system can manage 
how to divide the program so that it runs on more than one processor at a time. 
2.8.1 LINUX 
Linux, a clone of the UNIX operating system that written from scratch to avoid liccn c 
fees entirely, although the operation of the Linux operating ystem is based entirely on 
UNIX. It shares UNIX's command set and look-and-feel, so if anyone know either 
UNIX or Linux, they know the other [Tapcott, 1999]. 
Here are some of the important features of Linux that make its unique [ b Perrin 
2003]: 
Full multitasking and 32-bit support 
inux is a real multitasking system that allow rnultipl user to run many 
programs on the same system at once. inux is al o a full 32-bit p rating 
system that utilizes the special protected-mode feature of Intel 80386 and later 
processors and their work-alike. 
The X Window ystcm 
The X Window ystcm i p wcrful graphic int rfac supp rting many 
applications. A complete er ion [the Wind w yst 'Ill kn n as Fre ·8 , 
is available f r inux. Thi mean Linux i m in int th· 
future, 
rid iu th· 
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Built-in networking support 
Linux uses standard TCP/IP protocols, including Network I• i le y tern (Nf ) 
and Network Information Service (NIS, formerly known as YP). By connecting 
the system with an Ethernet card or over a modem to another ystcrn, anyone 
can access the Internet. 
Shared libraries and Virtual memory 
Linux implements shared libraries that allowing programs use standard 
subroutines to find the code for these subroutines in the libraries at runtime. Thi 
saves a large amount of space on the system where each application d esn't st re 
its own copy of these common routines. 
NU software support 
Linux upp rts a wide range of free software written by the NU Project, 
including utilities such as the NU and ++compiler gawk, gr ff and so on. 
Many of the essential system utilities used by Linux arc NU software. 
Portability 
Linux is compatible with the T' ' P IX.1 tandard. Linu ha been 
developed with software p rt ility in mind thu supp rting many imp rtant 
features of other UNIX standard . 
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Linux is fault-tolerant 
It is used to more than 31 % of the world's web servers. With Apache as the 
primary application for these servers, they have proven to be practically immune 
to the recent explosion of viruses that have plagued e-mail. and the Internet. 
Nonproprietary source code 
The Linux kernel uses no code from AT&T, nor any thcr proprietary source. 
Other organizations, such as commercial compani , the GNU pr jcct, hackers, 
and programmers from all over the world have developed software for inux. 
Security 
Because of the available source code and the ability for user t m dify inux 
is n t a secure a other sy tern if an ever-expanding gr up want 
t get their hand dirty with other ' inux-based sy t m. 
Lower cost than most other Windows NT systems and UNIX clone system 
Anyone wh has the patience to acce to the Int met, th nly price that needs 
to pay f r inux is the time. inux is freely available n the Internet. Un
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2.8.2 WINDOWS NT 
Windows NT is by far one of the most self-sufficient operating systems. It is the 
operating system developed by Microsoft. The most obvious part f Windows is th 
graphical user interface. 
Describe below are some of the features of Windows NT: 
Preemptive multitasking and scalability 
The internals of Windows NT were centered around a microkcrncl- tylc 
architecture similar to UNIX. This microkernel gave Windows NT preemptive 
multitasking. Additionally, Windows NT made use of pr ces threads an idea 
popularized by Carnagie Mellon's MA H operating ystern t supp rt 
symmetric multiprocessing (SMP). The internal op rati ns f Wind w NT are 
designed to take full advantage of MP y tern ( calability). 
Flat, 32-bit Memory Model 
Windows NT is a 32-bit operating system that uses 32-bit addre se t access 
objects. This result in many advantages uch a it enable NT t addrcs 
4,194,304K (four gigabytes) of mem ry. 
NT Virtual DO Machine TVDM) 
There is no DOS in Wind w NT ut t it till abl t run th 
DOS program as l ng a th d n't tr t dir '8S 
r 
r qutr ial d vi dri r ·. It I · · this l ·r · uin 1 irtuul 1 
. ) 
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environment called the NT Virtual DOS Machine. The DOS program runs in 
this emulated DOS. NT traps the DOS calls and converts them to standard 
Win32 API calls. 
Network Operating Systems 
Windows NT is both an operating system and a network operating system. With 
LAN Manager, OS/2 was the operating system and LAN Manager was the 
network operating system. This integration of the 
be a formidable combination in Windows NT. 
and the N S has proved to 
Reliability Through Protected Memory Model 
In Windows NT's memory model all proces e get their own 32-bit addr 
space. This 4 space is divided in half, and the applicati n an nly really use 
the lower 2 B of space. he upp r 2 B is for interfacing with other part f the 
system. .vcry process eff ctively thinks it is the only thing running. Ther 1 n 
way for a process to read or write outside of its own memory space either 
accidentally, or intentionally. Thi can prev nt the y t m ra hes and it 
pr vides security for each process. 
Portability 
It is this portability that ena le Wind w NT t run n t nly n Int ·I 8 
microprocessors but als hip such a' th' 11 ha the 
MIP and Part f th· 
? 
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portability is the hardware abstraction layer (HAL), which hides the difference 
in actual hardware from the higher-level operating system software. The HAL 
makes all hardware look essentially identical to the rest of Windows NT. 
Personality/Compatibility 
Windows NT was designed to support multiple simultaneous personalities. Its 
interface became the primary personality. It also supports a PO IX personality 
an OS/2 personality, and a DOS/Windows personality, Additional pcrs naliti s, 
such as a full UNIX personality can easily be added. 
Security 
Windows NT was created to meet the United tate National ecurity Agency' 
2 level evaluation crit ria. By creating Wind ws NT a cd n a d fined 
security model Micros ft was able to guarant e that Wind w NT w uld meet 
the most d manding corporate security need . 
Fault-Tolerance 
Windows N has many features that provide varying lev ls f Iault-t 1 ranee 
for the system. Included in N 's list f fault-t 1 rant 11 atur s ar NT's j urnal- 
based, recoverable file sy tern F di k mirr ring and di sk tripping with 
parity (RAID 1 and RAID 5) disk s clor sparing, and upp rt f r an 
uninterruptible po er uppl P 
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License fees 
However, Windows NT is a copyrighted piece of software that demands license 
fees when any part of its source code is used. Therefore, it required a sum f 
monetary outlay to obtain it. 
2.8.3 WINDOWS 2000 
Windows 2000 is a fully Web-aware operating system, with a built-in W b server 
Internet Information Services 5.0. It also includes the critical application development 
services needed to build integrated, component-based applications that take advantage 
of the Internet. 
The Microsoft Windows 2000 Server operating system provide the s rvic u er need 
to put the Internet to work for their busines . Fr m publishing basic inf rrnati n ab ut 
c rnpany t creating a full-bl wn e-commerce application tarting with Wind w 2000 
is a great way t build the Internet into busines . Using indu try- tandard hardware, 
software, and skills, along with the services and fi atures in Window 2000, user can 
readily share informati n and conduct tran acti n inv lving mp! 
business partners-anywhere in the world-through the W b. 
cu t mer and 
For many companies, the ultimate goal of Intern t- na ling th ir usinesse is t r ·at<.: 
a dynamic Web-based storefront to ser e ust m r nlin . With its applicati n 
services, scalability r liabilit , manageabilit and .e urit Win lo s ... 000 ierv ·s us u 
solid yet fl xibl fi undati n f r ur I int .urutc ·- 
th U ilit It nc ·. 
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To provide maximum programmmg flexibility, Windows 2000 uses a component 
object-based programming model that lets developers use a broad array of Mier ft 
and third-party development tools to create applications and integrate them with 
existing software. The model is also programming language-neutral, so developer an 
use virtually any language they prefer. 
2.9 PROGRAMMING LANGUAGE 
2.9.1 VISUAL BASIC 
The Visual refers to the method used to create the graphical user interface ( Ul). 
Rather than writing numerous lines of code to describe the appearance and 1 cati n f 
interface elements, you simply add pre-built objects into place on screen [Allen 1998]. 
The Basic refers to the BASIC (Beginner All-Purpose yrnb lie Instructi n de) 
language, a language used by more programmers than any thcr Ianguag in the hist ry 
of computing. 
Visual Basic contains several hundred statements, function and keyw rd many f 
which relate directly to the Windows I. Bcginn r an rcate u ef ul applicati ns y 
learning just a few of the keywords y t the p w r f the languag ·111 w prof ssi nals 
to accomplish anything that can e ac mpli hcd using any thcr Wind 
programming language. 
The Visual Basi pr gramming languag · is n t uni u · t Visual lln 'J , ·1 he isuul 
Basic pr r unmin ·t m, in ·lu I' I in 
0 
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Microsoft Access, and many other Windows applications uses the same language. The 
Visual Basic Scripting Edition (VBScript) is a widely used scripting language and a 
subset of the Visual Basic language. Listed below are the features f Visual Basic: 
• Data access features allow user to create databases, front-end applications, and 
scalable server-side components for most popular database formats, including 
Microsoft SQL Server and other enterprise-level databases. 
• ActiveX technologies allow you to use the func ionality provided by oth r 
applications, such as Microsoft Word word processor, Microsoft xcel 
spreadsheet, and other Windows applications. User can even automate 
applications and objects created using the Professional or ~ nterpri f 
Visual Basic. 
• Internet capabilities make it easy to provide accc s t d cum nt and 
applicati ns acros the Internet or intranct from within u er applicati n r t 
create Internet server applications. 
• set's finished applicati n is a true .exe file that u 
Machine that they can freely distribute. 
a Vi ual Basic Virtual 
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2.9.2 JAVA 
A simple, object-oriented, network-savvy, interpreted, robust, secure, architecture 
neutral, portable, high-performance, multithreaded, dynamic language. Below ar th 
features of Java language. 
• Simple 
Java omits many rarely used, poorly understood, confusing features of ++ that 
in our experience bring more grief than benefit. These omitted features primarily 
consist of operator overloading (although the Java language does have meth d 
overloading), multiple inheritance, and extensive automatic coercions. 
Automatic garbage colJecti n, irnplifies the ta k f Java pr gramming but 
making the system somewhat more complicated. y virtue f having automatic 
garbage collection (periodic freeing of memory n t being refer need) the Java 
language not only makes the programming task ca i r it als dramatically cuts 
down on bugs. 
Another aspect of being simple is b ing small. A mall izc i imp rtant f r use 
in embedded systems and so Java can b ca ily d wnl aded ver the net. 
• Object-Oriented 
Simply stated obje t-ori nted de ign i a tc .hniquc that r .uses cl •si 111 n the 
data r bj t . · l- ri nt .d d · ·i n i r als U1 rne ·hu11i8111 ri r I 'finin i h 
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modules "plug and play." The object-oriented facilities of Java are essentially 
those of C++, with extensions from Objective C for more dynamic method 
resolution. 
• Network-Savvy 
Java has an extensive library of routines for coping easily with T P/TP pr tocol 
like HTTP and FTP This makes creating network connections much easier than 
in C or C++. Java applications can open and access objects across the net via 
URLs with the same ease that programmers are used to when accessing a local 
file system. 
• Robust 
Java is intended for writing programs that must be reliable in a variety f way . 
Java puts a Jot of cmphasi on arly checking f r p iblc pr blcrn , later 
dynamic (runtime) checking, and eliminating situati n that arc error prone. 
Java has a pointer model that eliminates the p s ibility I vcrwriting memory 
and corrupting data. Instead of p inter arithmetic Java ha true array . This 
allows subscript ch eking t be perf rrned. 
Java programmers can be relatively f arl ab ut d aling with mcm ry because 
they don't have to worry about it g tting rru t d. 
in Java, programs can't accidentall rwrit th 
cau th ire arc n p inters 
nd fa rn .m ry buff r. 
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• Secure 
Java is intended for use in networked/distributed environments. Toward that 
end, a lot of emphasis has been placed on security. Java enables the construction 
of virus-free, tamper-free systems. The authentication techniques arc based n 
public-key encryption. 
There is a strong interplay between "robust" and "secure." For example, the 
changes to the semantics of pointers make it impossible for applications to forge 
access to data structures or to access private data in objects that they do not have 
access to. This closes the door on most activities of viruses. 
• Architecture Neutral 
Java was designed to support applications on networks. Jn general nctw rk arc 
composed of a variety of systems with a vari ty f P and p rating ystcm 
architectures. To enable a Java application to execute anywhere on the netw rk 
the compiler generates an architecture-neutral object file fl rmat--the c mpiled 
code is executable on many processors given the presence of the Java runtime 
system. 
• High Performance 
While the performance of interpreted bytec de i u ually m re than adequat 
there are situations v her higher perf rmancc i · r .quire I. Th· b tc d ·' ·an 
translated on th fl at runtim int 111 .hin · ·< d · r r th· I 1rti ulur 'P th· 
ppli ati 1 i unning n. F r t th • n rm ii •s i 1 n I 11 
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compiler and dynamic loader, this is somewhat like putting the final machine 
code generator in the dynamic loader. 
The bytecode format was designed with generating machine codes in mind, so 
the actual process of generating machine code is generally simple. Efficient c d 
is produced: the compiler does automatic register allocation and rn 
optimization when it produces the bytecodes. 
• Multithreaded 
Multithreading is a way of building applications with multiple threads. 
Unfortunately, writing programs that deal with many things happening at once 
can be much more difficult than writing in the conventi nal ingle-threaded 
and C++ style. 
Java has a sophisticated set of synchronization primitives that ar ba cd n the 
widely used monitor and condition variabl paradigm intr duced by 
.A.R.Hoare. By integrating these concepts int the language (rather than only 
in classes) they become much easier to use and are m re r bu t. 
Other benefits of multithreading are better interactive responsiv nc and r al- 
time behavior. 
2.9.3 C++ 
What is it? 
(: 
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Nearly all world-class software, from the leading Web browsers to mission-critical 
corporate applications, is built using the Microsoft Visual C++ (VC++) development 
system," gushes Microsoft's introduction to Visual C++ 6.0 Professional Edition. 
However, this will certainly be news to the vast number of corporations whose or 
systems are written in Cobol. And while, post-Cobol, C and C++ may be the Janguag s 
of choice, and VC++ the obvious choice for Windows developments, it is far from the 
only C++ development tool. 
Where did it originate? 
C++ was initially designed and implemented by Bjarne Stroustrup at AT&T Labs (then 
AT&T Bell Labs). It evolved from C, with the addition of object-oriented capabiliti 
from the Simula programming language. 
The first commercial release was in 1985. The language gained wide pread u e 10 
industry and academia during the 1980s, and in 1990 the major computer and software 
tools suppliers, Microsoft among them, started to provide C++ to their users a a major 
implementation tool. 
C++ is used by more than 1.5 million programmers w rldwide. Apart fr m Micro oft 
and AT&T, companies that have contributed t the ++ tandard includ ~n ss n 
Borland, HP, IBM, Silicon Graphics and un. 
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What's it for? 
C++ is a general-purpose programming language with a bias towards system 
programming. It supports low-level programming in traditional styles, data abstraction 
object-oriented programming, and generic programming. 
Visual C++ is a C++ development environment for Windows and the Web, including 
scripting, compiling and debugging tools and component libraries. User can develop 
applications that make use of OLE (Object Linking a lJ mbedding), DB ( pen 
Database Connectivity) and the Microsoft Foundation Class (MFC) library. VC++ can 
be used to build ActiveX controls, and create multimedia-based, interactive, Dynamic 
HTML (DHTML) pages. 
3.0SUMMARY 
This chapter discusses the literature reviews r garding the y tern architecture 
system platform, database system, programming and also development tools that arc 
done. After doing those research, I will choose the most suitable one in devel ping my 
proposed system. I will further explain about the software chos n and als th system 
requirement in Chapter 3. 
7 
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CHAPTER 3: SYSTEM ANALYSIS 
As progress from the literature research and review stage, the next phase is t pcrf rm a 
thorough and detailed analysis of the system development. , mphasis will be on the 
functional and non-functional requirements of the system development needs. Thus 
system analysis is a stage of gathering, analyzing and finalizing or determine the 
problem scope and the objective of goals which the system will have to achieve. 
3.1 METHODOLOGY 
3.1.1 INTRODUCTION 
To ensure the success, a good project planning must be done. With a good project 
planning system can meet the requirement and the xpectati n f the users. Pr ject 
planning also must be constantly monitored throughout the pr ject and p riodically 
updated based on the most recent information. 
A methodology may be defined as a collection of procedure technique tools and 
documentation aids that can help to sp cd up and implify the dcvcl pm nt pr c . 
Methodology also will help to plan, manage c ntr l and valuate inf rmati n syst im 
project. The objectives of the methodology include the f II wing: 
1. record accurately the requirements for an inti rmati n yst m 
2. provide a systematic rneth f de I pmcnt s that r r 'SS .an b · m niter id 
3. provide an appr riat time limit and a. • '1 t ible udg ·t 
4. pr du t m that i " ·11 d um .ntc I nd '1' to muinluin 
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5. provide an indication of needed changes as early as possible in the development 
system 
6. provide a system that is user-friendly 
3.1.2 SYSTEM DEVELOPMENT LIFE CYCLE (SDLC) 
Every system must go through SDLC to meet the success of the project. Every system 
must go through the same phase in their lifetime. The phases are: 
1. feasibility study 
2. analysis and requirement specification 
3. design 
4. implementation 
5. maintenance 
The process in the life cycle always consist of a set of t p : m thod t ols and 
procedures. The model is chosen based on the nature of the project and application , the 
methods and tools to be used and the controls deliverables that are required. 
· sing prototyping model will do the suitable model for thi project. 
3.1.3 DEVELOPMENT APPROACH 
Software engineering process consists of a t of that nc rnpa m th d t ols 
and procedures. These steps are ften r fl rrcd as fl war· 'll i1P rin 1 m d ·l or 
software life cycle m del. 
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Rapid prototyping is a process that enables the developer to create a model of the 
software to be built. It is a working model that is functionally equivalent to a subset f 
the target software. The subset usually consists of data input screens ( r forms) us r 
interface (menus, dialog) and reports. 
System developer must first build a rapid prototype and then lets the user interact and 
experiment with it. If the rapid prototype does what user wants and the user will happy 
with it. This will draw up a specification with the assurance that the product meets the 
user real needs. Then the software process can be ntinuing on the design and 
implementation stages. 
Two forms that are include in rapid prototyping: 
1. a model that depicts human computer interaction in a form that enables the user 
to understand how such interaction will occur 
2. a working prototype (functional prototype), which implements some of the 
functions, that is require of the desired software. 
3.1.4 REASONS FOR THE SELECTED APPROACH 
The methodology of prototyping has been chosen for thi ystern dev I prncnt pr s. 
The main purpose of the prototyping method i the devel pmcnt and maintenance I 
complete information system, by m an f r the applicati n f tructured t chniqu ' t 
the enterprise as a whole. This method als ernphasiz s n plannin , m d .lin 1 and 
system design of the project. 
70 
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Prototyping supports the entire software development process within the scope of a 
phase concept with the following main phases: strategic information planning, user- 
level system analysis, technical system design and implementation. Prot typing rcquir . 
a development of application in which all the results derived from the variou mcth ds 
are counterchecked and consolidated so the development of application is comprised of 
assessed and consistent information. 
This approach also has obvious advantages, particularly or a project domain, activities 
and entities that will serves as a basis of writing the specification for a production 
quality system. Thus with this approach it will capture user's requirement accurately 
and completely is vitally important to successful information system devel pment. 
Prototype also can help users to express their requirements more precisely. 
71 
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3.1.5 DESCRIPTION OF METHODOLOGY DEVELOPMENT 
The sequence of events for the throw-Away prototyping model is illustrated in diagram 
3.1.5A. 
Establish outline Develop Establish Specify 
specification prototype prototype * system " . . 
j 
** 
,i, 
esign & 
Validate . ~ implementation 
the system the ystcm 
1 
at this point the prototype 
is thrown away 
* * the development of the 
actual system begins 
Diagram 3.1. : Prototyping mod 'I 
7. 
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The sequence of events consists: 
1. establish the outline specification 
2. develop prototype 
3. evaluate prototype 
4. specify system 
5. design and implement the system 
6. validate the system 
1. establish the outline specification 
Like all approach to software development, prototyping begins with 
requirements gathering. First of all, the overall objectives arc defining for the 
software, then identify the requirement that ar kn wn and outline areas whcr 
further definiti n is mandatory. In this activity i to help to understand the 
content and the complexity of the project. The mains objective here i to identify 
the resource requirements for each activity in the project development and 
provide an estimate of resources required. Project schedule mu t be pr pared 
this is to make sure that the project will complete in the time needed. r ating 
the preliminary budget is important t det rrnine the plann d pen cs and 
revenues associated with the pr jcct, Th a lin pr jc t 1 Ian i u cd t r .Ilcct 
the best estimate of the project ta ks and the re ourcc r equir m nts. This ill 
help to guide the ne t phase of the pr jc t d 
7 
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2. develop prototype 
a quick design then occurs. The quick design focuses on reprcscntati n of those 
aspects of the software that will be visible to the user (for example inputs, user 
interface and output). The quick design leads to the rapid construction f the 
prototype. The important thing that to do are just concentrate about the soft war 
that will use in this project and to know the enhancement of the software. The 
reason why it need a quick design because it is asy to understand, delegate 
code test, document and maintain. 
3. evaluate prototype 
The prototype is evaluated by the user and is used to refine requirements for the 
software to be developed. esides functi n and descripti ns f the pr l type 
will be evaluate to see whether it can meet the aims and objective of the system. 
Some changes may be needed, this is to ensure that the system will meet all the 
requirements. 
4. specify system 
a process of iteration occurs as the prot type i turned t satisfy the nc ds f the 
user while at the same time na ling the de ·I per l bcu ·r understand what 
needs to be done. In this phase all the trcngth and wcakn s 'S f the syst im 
will be discuss. me f the functi n ill be added in th· s st m, The bj ' ti • 
are: 
? I 
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1. To help to capture user requirements more accurately. 
2. It helps to clarify and define an ill-structured system more clearly. 
3. Helps to explore the feasibility of the application. 
The prototype is used as a tool for requirement analysis. After evaluation the 
prototype is thrown away and the actual production of the operational system 
begins. 
5. Design and Implement the System 
When the prototype enter the design phase for the second time thi means the 
prototype need some editing from the previous work. Thu thi will improve the 
quality of the design. System implementation includes coding testing and 
documenting the system as well a training the nd u r and y tern 
administrators. Design is coded with the suitable computer language such as 
+,Visual asic or Java. 'or the case of the maintenance, the program module 
must be properly structured. After that the system must be tested. The purpose 
of testing is to uncover the software error. With the proper testing thi will 
minimize the number of error. In this phase documentation is imp rtant 
documentation must also be provided in th f rm of user and perat r manuals 
as well as system documcntati n. 
7 
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6. Validate the system 
At last the complete system will be tested and no more prototyping is involve. Jn 
this phase, keeping the system working in dynamically changing environment is 
needed. The systems also need to be modified because of the changes in the 
environment such as changing of the hardware and operating system. 
3.1.6 THE ADV ANT AGES OF THE PROTOTYPING 
The benefits of developing a prototype in the software process are: 
I . Misunderstanding between software developers and users may be 
identified as the system functions for the logic analyzer and signal 
generator are demonstrated. 
2. Missing user services may be detected to sati fy the u er need such a to 
add some logic analyzer and signal gcncrat r applicati ns. 
3. Any difficulty or confusing of user services may be identified and 
refined every time user need some change . 
4. asy to find incomplete or inconsistent requirement as the prototype is 
developed, this will allow to a good m dification and thi w uld be 
easier to do some changes in the logic analyzer and signal gcncrat r 
project. 
5. A working system is a ailable qui kly t dcm n tratc th fea ibility and 
the usefulness of peration l manag m .. nt. 
7 
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3.2 ANALYSIS PROCEDURES 
An analysis procedure is important in order to identify the various requirement and 
objectives that need to be met by the user. The outcome of the analysis will serve as 
guideline for the developer during the design on what and how the system has to 
function in order to fulfill the user require. Listed below are the procedures for system 
analysis: 
i) Problem Identification 
ii) Evaluation And Synthesis 
iii) Modeling 
iv) System Requirements And Specification 
3.2.1 PROBLEM IDENTIFICATION 
·ssentially the first phase in the system analysis procedure, the problem identification 
stage is being carried out in order to recognize and identify the objective of the system 
and the goals that the system need to meet in order to satisfy the user needs. In logic 
analyzer module the problem identification is that the system ha to display input by 
user from paraJJcl port pins. User has to know how does the data can be display in 
square waveform. The signal generator on the th r hand, meet difficulty [ h w t 
create interface that let user generates th data and tran fer it t parall l p rt pins. 
Difficulties of how to write and read data t and fr m a parall ·l p rt arc 1111 th r 
problems occur during de el ping thi tem. The muin ' al that 11' 'd' to be m l b 
77 
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the system is to be able to function according to clock cycle as well as to provide the 
user a reliable, user friendly and efficient functionality. 
3.2.2 EVALUATION AND SYNTHESIS 
In this stage, analyzing of problems has to be done by dividing the problem sc pc into 
smaller parts so that the problem can be tackle one by one. By doing this, user can hav 
a better view and understanding on the problem scope and eventually easier to tackle 
and solve. 
The following are problems that needed to be considered for system requirement: 
i) Consideration of programming language that will suite the development of 
the system. 
ii) Consideration of how to create certain function of logic analyzer and ignal 
generator. 
iii) onsideration on how to read data from parallel port. 
iv) onsideration of how to write data to parallel port. 
v) Consideration of locating data in buffer. 
vi) onsideration of how to processing data according to cl ck cycle. 
vii) Consideration of how to display data in interface. 
3.2.3 MODELING 
By using a graphical representati n n the y t im d .si m, u ir '111 U ·r un I .rstan I 
how the system actuall \ rks. Th re arc man r iphi ·al n )cl ·I ' that an b ' us · f r 
design purp 1 in lud : 
78 
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• Top level architecture 
Roughly display the architecture of the system. This can give a user the basic 
concept of the system architecture. 
• Block diagram 
Show the internal connection of electronic circuit. Normally this require extra 
know of the functionality of electronic hardware. The wrong connection of 
electronic circuit will cause the failure of system. 
• Flow chart 
Divide the system into smaller scope and is shown in a hierarchy diagram. This 
can give a brief concept to designer of what have to do during the system 
development. 
• Pre-representation of user interface 
This is important especially for the system that involves creating a ftwar that 
include certain functions. 
3.2.4 YSTEM AND USER REQUIREMENT 
System requirement of the project needs to be identified to serve as a guideline during 
the development process. User can identify system requirement as f: 
i) What tasks docs the ystem n eds t p rf rm 
ii) What are the o jecti es r g als d c the syst 'IT\ nc ids t a hi" 
iii) What res urces d e the t em ne d t full run ·ti n 
7 
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There a 2 types of requirements which are : 
i) Functional requirements 
ii) Non-Functional requirements 
Functional Requirement 
A functional requirement refers to the interaction between the system and the 
working environment the system resides in. It also describes how a system 
should behave and perform their task given a set of i put or stimuli. Stated 
below are the components in functional requirement analysis: 
A) Logic analyzer 
• Clear Buffer: clears all sampled data that is in 
buffer 
• Timing: let user selects timing 
• Duration: show the period between 2 timing 
• Ruler: a dotted line that functions as ruler 
• i play format: display data in Hatten us r 
binary format 
• Close: close the int rfac 
• User aulh nticati n: u er J gin u ing his wn 
pa w rd and id 
8 
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B) Signal generator 
• Pins input: simulate the 8 data pins that let the user 
to "on" or "off' the parallel port pins 
• Input: let user to input data by typing H_ where 
H indicates high, L indicate low and indicate 
seconds 
• Delete : delete data 
• Close: close interface 
• User authentication: user login using his own 
password and id 
Non-Functional Requirements 
Non-Functional requirement can be described as c n traint whcr th 
operate to a certain degree f standard of perati n. he c n traints u ually narr 
the selection of devel pment tools such as programming languag platf rm and thcr . 
Listed below arc the non-functional requirements f the sy t m: 
i) Reliability 
Reliability refers the extent of the system p rf rrnan hi h ar c, p ct d 
or desired by the user which required criteria u h a pr" isi n an I 
accuracy. 
ii) User Friendliness 
SI 
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Designing of A Graphical User Interface will eventually enhance user 
friendliness as well as easier for the user to understand and use the 
system. A good consideration of User Interface design is that the interface 
must fulfill the following criteria: 
a) Consistent or standard - which ~ean every interface of different module 
shall look similar in order not to confuse the 
User. 
b) High Degree Of Understandability - Enable easier use of the sy t m. 
iii) integrated graphic and multimedia environment 
This enable the system u er to view the wavef rm input by the u er. 
iv) Serviceability 
The entire f the system data and the appli ati n sh uld availa I at II the 
time. 
v) ecurity 
The system should be equipp d with ufficient urity. --ach ace by th 
user sh uld be authenticated and validated by the ystcm. · he y tern sh uld 
not show any p tential f leakag I inf rrnati n. h as rd h uld b 
encrypted. 
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3.2.5 RUN TIME REQUIREMENTS 
Run Time Requirement refers to the specification that the system needs to function. It 
can be divided into 2 main categories which are: 
i) Hardware Requirement 
ii) Software Requirement 
Hardware Requirements in Developing the System 
Hardware requirement refer to the hardware support needed in order l run the sy tern 
smoothly. 
The minimum computer requirements are: 
a) logic analyzer 
1. A personal computer 
ne c mpati le c mputer i needed to d v lop the I gic analyz r applicati n. 
2. Parallel port (at lea t 200 kHz) 
3. Transformer 0-5 volt 
4. ne AD 0809 (Analog to igital nverter) 
5. Two 7 4 244 uffers 
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Table 3.2.SA: Computer's hardware requirement 
Hardware requirement Capacity/type 
Processor At least 2333 MHz 
RAM At least 3 2MB 
Hard drive At lest 400MB 
Interface port Parallel port 
Other standard computer peripherals 
b) signal generator 
1. A personal computer 
One compatible computer is needed to develop the signal g n rat r applicati n. 
2. L gic analyzer 
Parallel p rt (at least 200 kHz) 
, I 
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Table 3.'2.SB: Computer's hardware requirement 
Hardware requirement Capacity/type 
Processor At least 2333 MHz 
RAM At least 32MB 
Hard drive At lest 400MB 
Interface port Parallel port 
Other standard computer peripherals 
Software Requirements in Developing the System 
Software Requirement refers to the application or software tools needed in rder t 
develop and run the system at the server side. 
o Windows 2000 erver operating y tern and ervcr platf rm 
o Microsoft Visual ++ 6.0 t write c ding f u r int rfa and 
input/output operation 
o Mier s ft ffice 2000 to write the docum ntati n 
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3.2.5.1 OPERA TING SYSTEM 
Windows 2000 
After the literature review phase, it was proposed that this system would be develop d 
using Windows as the platform. Windows 2000 includes fully integrated Internet- 
enabled application development technologies. 
Windows 2000 supports greatly improved reliability, reduced number of required 
reboots, increased networking performance, increased security, and gr atly impr ved 
management services. 
Besides that, Windows 2000 was chosen due to the following features : 
* Reliability 
Window 2000 Web and Application services ea icr t re tart rvi and it can 
even automatically restart itself if a bad Web appli ati n cl cau a era h. In 
additi n, US 5.0 supports an improved applicati n pr t cti n m d l t h Ip make 
sure that bad applications can't crash the W b rv r. 
calability 
an enormous site running on a room full f We 
and workload requirements mere 
up by adding pr ces and m m r 
ing ' 
r r with high er p rf rman ·" 
· ala ilil . : ir als ·un s .ul · 
ur hnsin 1 lur 1 .r s r rs, l s ·r .un use r 
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clustering services to connect multiple servers together and network load balancing 
to distribute the work across the servers. 
* Manageability 
Windows 2000 offers greatly simplified Iocal and remote managcmcnl, which 
increases an administrator's flexibility and helps reduce the amount of time spent 
managing the system. In addition, it is easier to run multiple sites from a singl 
server, and user can delegate administration tasks so diffcrenl pc pie can manag 
different Web sites on the entire server. 
* Security 
Windows 2000 security services provide an integrated c mpr hen ive and 
interoperable security solution for protecting your mo t ensitiv appli ation and 
data. With Wind ws 2000, applicati n devcl per can c ntralizcd curity .rvi 
f r bject naming and I cati n, u er authentication ingle sign- n and ntralizcd 
configuration and p licy management. 
+ Software and data integration 
Windows 2000 erver supports a full r ng f indu try tandard t all u r t 
build applications that integrate with databas mail crv ·r and th r » isting 
systems. Windows 2000 is particularly imp rt nt f r int· ratin 1 inf rrnati n fr m 
different sources. Data format for structured d cum nt int r han · n th W · 
gives developers a standard v a t u inf! rmati n ' ardl ·' · f h it 
7 
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Developers also have a number of options for working with applications running on 
other operating systems. Windows 2000 also includes technologies that give user 
easy access to virtually any type of data source. 
* Hardware Support 
Windows 2000 lets you take advantage of the latest hardware t make user site even 
faster and more secure. Commerce accelerators are hardware cards that user plug 
into their servers to speed up the secure socket layer ( ) pr c ssing. Th 
accelerator offloads the specialized encryption processing required for 
processing and frees up the processor to execute user business logic. 
3.2.5.2 PROGRAMMING LANGUAGE 
+ fully supp rt object-ori nted programming, including th 4 pi 1 lar f ~ ct- 
oriented development: encapsulation, data binding inhcritan and p lym rphisrn. 
These pillars emphasize the creation of reu able s ftwar c mp n nt by crafting 
valuable classes". 
improves on many of 's feature and pr vid 
(OOP) capabilities that hold great promise for incr a ing 
and reusability. 
t- ri nt d-pr gramming 
ar pr du ti it quality 
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3.2.5.3 SOFTWARE TOOL 
Microsoft Visual C++ 6.0 
What makes it special? 
Microsoft says that by using VC++6, developers will spend less time building 
applications and less time coding, compiling and debugging. They als benefit fr m 
greater component reuse. 
While competing IDEs (Integrated Drive Electronics), such as B rland's Builder 
and IBM's Visual Age for C++, may offer the same or better capabilities the ubiquity of 
Microsoft technologies makes VC++ a good, safe, bread-and-butter skill [Nick 2000] 
3.3SUMMARY 
This chapter describes the planning process for the dcvcl prnent f th ft ar 
logic analyzer and signal gen rat r based upon the pr ject mcth 
Pr totyping model. It also explain in detail the requirements f th y tern ranging 
from functional, non-functional to hardware and ftware rcquirern nt . ide that 
development t ols are als has been elab rat d. Th n xt hapt r ill c ntinu t giv a 
clearer picture of the system by showing the y tern tructur and de ign Il w hart and 
the user interface. 
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CHAPTER 4: SYSTEM DESIGN 
4.1 SYSTEM ARCHITECTURE 
A) LOGIC ANALYZER 
The logic analyzer is built by connecting a switch to a personal computer 
through parallel port. The diagram 4. lA shows the top level design of logic 
analyzer. First, user input data by connecting the transformer to data pins n 
parallel port. User can only activate pin DO through D7. The output will show on 
a interface on the computer screen. 
Computer 
connect to a L,_j J 
switch \ I 
Parall I 
Port Cable 
Diagram 4.lA: Logic analyzer top level diagram 
B) SIGNAL GENERA TOR 
The signal generator, on the thcr hand is built by connecting a c mput r to a 
logic analyzer through parallel p rt. Diagram 4.1 B h ws the t p l ivcl design 
signal generator. From the computer u er an input data by pr s ing the butt n 
on signal generator interface. The interface ha c th' simulati 11 featur • of a 
hardware signal generat r. fter input data 11 the int ·rfa · · th· i n ti will 
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transfer to parallel port. The parallel port will connect to a logic analyzer which 
will displays the output. 
Computer 
L-.k> 
Analyzer 
Parallel 
Port Cabl 
Diagram 4.lB: Signal generator top level diagram 
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4.2 BLOCK DIAGRAM DESIGN 
A) LOGIC ANALYZER 
PMMtU:t~T 
~S-P'i" 
O..COM<EC~ 
?4lS~44 
ai:m=ER 
~~~~~--~ .......... ~4-'~~~ 
~~~~~.+-.JJl!--.111-~--.+-:s~~-1 
SS I~ 
S1 II 
tlDCOZCfl 
1<t<1.v~- ro.o»Trt; t, 
CQ>('~TEll: 
000 t<O 
t<I 
t<'1 
OOl t<.l 
004 t<4 
oas t<'S 
OOd t<tl 
001 t<1 
V(C 
VREF• 
1 
a:: 
roe 
YREF· 
~ 
~s - A 
u 8 c 
d START n AU: 
CUXK 
IK 
4 
Diagram 4.2A: ADC0809 analog-to-digital converter [Jan Axelson, 19991 
AD 0809 can convert the v ltage to digital value that a computer can st r di play and 
perform calculations n. A 0809 has 8 anal g input (INO-IN7 whi h may range 
from O volt to 5 volts. tart and A will start the c nv r i n. In thi y tern de ign a 
clock signal is needed to control conversion of in ut fr m anal gt digital. 
The frequency can range from 10 kilohertz t l2 kil hertz. 
is 100 microseconds with a 0-kil h rtz 1 k, 
n time ri r 
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Vref- and Vref+ are references for analog inputs. When an analog input equals Vref-, 
digital output is 0. When input equals Vref+, digital output is 255. 
S3-S5 and S7 on parallel port is used to read data. DO-D2 can be selected to read. is 
connects to EOC (end-of-convert). It is the parallel interrupt pin. 
l_!J_he 2G is set to low, output DB4-DB7 are enabled and PC can read input IN4-IN7. If 
lG is set to low, output DBO-DB3 are enabled and PC can read inputs JNO-IN3. 
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B. SIGNAL GENERATOR 
PARAC.c.EC. PCCi: T 
~:S-Pi" 
O..CO~TOR 
051-1- ----------- 
Diagram 4.2B: DO-D7 port i connected to appliances to test the output. 
ignal generator need only l 74 244 uffer. Fir t th 0 until 7 in th 
parallel p rt is c nnected t pin 2, 4, 6, 8, 11, 13 16 and 17. Th nan thcr 8 pin 
of 74LS244 buffer are connected to I gic analyzer pin . Th 74 244 uff r i 
used t st re data temp rarily fr m parall I p rt b fi r tran f r th dat t 1 gic 
analyzer. The bl ck diagram 4.2 show the hard ar 
generator. 
nn ti n r a signal 
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4.3 PARALLEL PORT INTERFACE 
The parallel port is commonly u ed for interfacing pr j 
the input of up to 9 bits r the utput f 12 its at ny i n tim . A. 
port requires minimal external cir uitry t imp! m nt m n impl r 1 k . h parallel 
port is composed of 4 contr I lines 5 tatus \in an 8 t tin . 
The parallel port is divided up int thr c 8-bit p rt . Th bas addr ss corresponds to 
the Data port. This port can be u ed to pr id an 8-bit utput. The address base+ 1 
corresponds to the tatus port. he addres ba e+2 corr spend to the Control Port. By 
combining the tatu and ontr l P rt al ng ith s me minor bit manipulati n it's 
pos ible to btain an 8- it input fr m the parallel p rt. The diagram 4.3/\, 4. and 
4.3 sh w the lay ut f ach f the p rt th B-25 Male parallel p rt c nncct r and 
th pin de cripti n r th B-25 nn t r. 
Da1 Port Status Port Control rt 
07 Data 7 Busy 07 Resetved 
D6 Data6 ACK 06 Rt elVtd 
05 Data5 PE 05 Dir ctfon 
04 Data4 s~ ct 04 IRQ Enable 
03 Date.3 mor 03 e n 
02 Data2 IRQ 02 INIT 
01 0 ta l Re.,eMd 01 Autofeed. 
DO DataO R.tse DO Stro6e 
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Diagram 4.3B: DB-25 male parallel port conn ctor (K le . 1999] 
Table 4.3C: Parallel port pin description [Mohammed Elzubeir, 2000] 
Pin 
1 
2 
3 
4 
5 
6 
7 
8 
16 
17 
18 
-25 
Newer parallel p rt arc tandardizcd under th · I .:. .:.E 128 tandar fir t r lea cd in 
19 4 [Jan Axel n 199 ]. The tandard d .fines modes 
fi 11 w: 
p rati n which ar 
• mp ti ility m d • 
• Nil I· m I 
• Bvtc m J· 
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• EPP mode ( nhanced Parallel Port) 
• ECP mode ( xtcndcd apabilitic M de) 
The aim wast design new drivers nd dcvi cs whi h w .r 
and also ackwards compatible with th 
mp tibl 'th , ~ 
mp tibility, 
Nibble and Byte mode u c ju t the tand rd h rdw r i l bl n th riginal Parallel 
port card while ""'PP and P mod s rcquir additional hardwar whi h can run at faster 
speeds, while still being downward compatible with th tandard Parallel Port. 
4.4 OPERATION 
4.4.1 READ ROUTINE 
n the original parallel p rt [Jan Axelson 9 ] 
• data p rt a d ign d a an utput- nly p rt 
• th tatu p rt ha 5 input 
• n s me p rt th ntrol p rt 4 bit may e u ed a input 
In the riginal P arallcl p rt a 74L 374 octal flip-fl p dri the data utput 0- 
7). If th r v r a way t disa le th data p rt s utput t irn I ignal can be 
nn t d t d la pins. Th sn th igrrars an r ad at data p rt input buff r, m 
n ha an ut ut- na · pin. Wh n F i th utputs arc na I d. 
utputs arc tri- tat d. n th ' ng111 I parall ·I rt 
th· utput arc erman .ntl snu I· l. Thus utu rt. h 1 t b 
h•n 
dir ctl 
nf urc t i-dir .cti ual •tat' 
7 
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To read a parallel port, first port register i pecificd, This rn 
base address to the port connect r. he read r utinc will al ul 
out which port is read. Then the p rt nn r will r turn lu . •in 11 ' <e· i 
instructed to read the data into the r u t d 1 ti n. 
Pa b e addre 
N t match 
Generates error message 
math 
p rt addr 
P rt return 
value 
Din ram 4.4.1 A: R ad routine 
4.4.2 WRITE ROUTIN 
ata p rt all w utput. A a re .ult, c n igurati n ata p rt· t utput i n t n ary, 
• r th p rt-writ ubr utin the ba addr · ' parallel rt. 1 h 
r utin aut maticall al ulat th r list ·r addr ·s · fr m th base nd and inv rt th 
a ppr priatc bit . I· inally th alue will e pa· ' I t th· r ·qu • ·t · 
1. 
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Pas ba c addr 
lculat rcgi t r 
addrc fr rn ba c 
addr ss 
Pas value t 
the rcqu sled 
p rt 
Diagram 4.4.2A: Write routine 
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4.5 FLOW CHART 
A) LOGIC ANALYZER 
UserMenu I 
I 
•Ir • 
Input Data Display Data 
from Parallel on User 
Port Interface 
Diagram 4.SA: Lo ic analyzer flow chart 
er ha t I gin fir t 11 re u ing the 1 gic analyzer ftware. If their u er 
idcntificaii n and pa rd i rrcct they will be all w t u c the I gic analyz r 
m nu which ar input data fr m par llcl port and di play data n u r int rfa c. If th ir 
u r id ntificati n and pa sw rd i wr ng, they have t re-I gin again. 
B) IGNAL iN •R.ATOR 
UserM nu 
01\ 
Int 
Input D t 
from Parull l 
art 
))ingrnm 4 .. B: l~unl ~ 1n 'I' itor How ch •rf 
100 
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Similar to logic analyzer system, user wh use i nal 1 11 'rat r s ih nr h \' t I ' n 
themselves before using user menu. Wh n their u r 1 nt i ti 1i n . nc i . RSI\\ 1 , is 
correct, they will be all wed t use the softwar . Th u r m nus 
from parallel port and display data n us r int rf 
the user identification and passw rd i inc rrcct. 
rh 1 re-l in gain when 
101 
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4.6 SYSTEM FUNCTIONALITY DESIGN 
A) LOGIC ANALYZER 
DID'lltfe11 D11~ ISf_. 
EJ EJ 
u .. r
moe 
• ()Oo(I 13 ~ :'D u ~ m fll m ~ a) llD Cl r.13 IG 121 «JJ no 1m 
.... 
Bin"J'}' x ooooooco t ' I ~•Ii: - I 
Bi-; I 
Bl~!~ x x x x x x x CJ 
u bon 
. ... 
Diagram 4.6A: Logic analyzer e peered output interface 
i gram 4.4A h w the c p ctcd utput lo uc an ilyz r. The u er inter ac h 7 
butt n that c n, i 't f crtain function ·. The purple f nt · h w wh ·r the butt ns 
functi n. he f uncti 
a RI and R2 
RI 111d R ... i: us ·d I l kt 11. 'l'I' s ·I ·t • timin ~. Wh •11 RI 111 I R2 i. res: · i, th · 
fir I 
JO 
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and second timing cursor will occur. The timinn urs r cnn l m., ~·~ ! p~it , 
mouse. 
b) urati n 
After selecting 2 liming using RI and R2, u r n 
timing by pressing Durati n butt n . A alu and h riz ntal arr '" ,. ·11 come 
out between the 2 timing. h value indicat the duration b t\ een 2 timing. 
c) Ruler 
When pres ing the Ruler button a dotted lin will come out. The dotted line can 
be moved by u ing m u e. A the button name indicate it is used as a ruler. 
d) 'latt n 
he latten butt n is u d t di play the input in quare wavef rm. 'J here arc 8 
pin Pin 0 until Pin 7. The parall Ip rt pin which is n will di0plays hi h 
wavcf rm in 1 micr nd. thcrwi it ill r main 1 w av rm. 
c) u 
us butt n 1 u d t di play input in bu D rmat. 
u cd t di play input in inary ~ rrnat. It ill di play bit data 
h l iur 
l ar utt 11 is use It ·I •:1r II th· I 1l 1 i11:id ·th· int ·1 fu · '. 
10 
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B) SIGNAL GENERATOR 
1. Pins interface 
P7 PG PS P4 P3 P2 Pt PO 
Input ' 
LJJDLJJJJD ~ 
Diagram 4.6B: Pin window 
Thi interface h w 8 pin f parallel p rt whi h arc sh wn n pin interface. Th 
butt n functions arc clow: 
a) P until P7 utt ns 
• repre ent 8 data pin f parallel port 
• wh sn pre n the butt n, th utt n will chan cs c 1 r 
• its Iuncti n is t l 'l user '\ects a pin 
b) Input utt n 
• v h in pre ·s n trot e butt in, in th ·r int .rfacc ·ull Input int ·r ac will m • 
lit 
I() 
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a) Exit button 
• will close the Pins interface 
· 2. Input interface 
ln11ut ~Ii El 
Diagram 4.6 : timulator window 
The Input interface i u d t specify cl ck and pin tatu . he utt n functi n re 
fl II w: 
a P until P7 
• repr ent data pins of para II I p rt 
b L 
• · lk r ill .hou hen 1 r ':1.' n it 
10 
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c) NORM 
• will presents normal wavcf rm 
• color will changes when pr ss nit 
d) Input 
• area that is used l input cl ck r n rm. l fl rmul 
• the input H 10 l 0 is the command that i u d to g n rate lock waveform 
• indicate clock, II indicate high indicates low and 10 is the number of 
cycle 
• the input HI 0 10 is the command that i u ed to generate normal waveform 
• H indicates high indicate l w and 10 i the num er f cycle 
e) el t 
• will del t all th d ta input y u r 
f) N 
• u d l r fr h the pin . 
• wh n pr n sn butt n, the parall I p rt pm will hang it tutu 
ac rdin t lat t data input 
g 
• u 'd t 't all th' pin tatu · l 
h 
• when pr butt n th' input ' ind ' 
I() , 
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10S 10S 10S j 1os CLK output 
HORM output 10S 10S 10S 10 s 10S 
Diagram 4.6D: E P ct d output 
4.7SUMMARY 
This chapter describes all the proces and design of the proposed system and also show 
how data is transfer. Together with the interface de ign this chapter aims to present a 
tter under tanding f the yst m t be developed. The next chapter will future discuss 
about the impl m ntati n f the y tern. 
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CHAPTER 5: SYSTEM IMPLEMENTATION 
5.1 INTRODUCTION 
After the y tern designing phase n h w th t m h ul un ti ning, th next 
process will involves the imp! mcntati t m impl m ntati n i a process 
that converts the sy tern r quirernent and d ign int program odes. In a software 
project, the requirements analysi yst m de ign nd implem ntation phases do not 
have a clear b undary. ~ach pha t nds t v rlap on anoth r. This phase at times 
involves som modificati ns to the previou design. he implementation phase is an 
important element especially when it inv 1 a pr j ct d loped by a team of people 
where integration of system w rk by diff r nt pe pie takes a huge effort. 
The de ign pha earli r in the y tern lif eye! i dir ctcd t wards a final jcctivc 
which i t tran late the c nccpt f the y tern int a Itwarc repres ntati n that is 
under t d y the 1111 utcr. Th ding pr c inv Iv tran f rmin f the cl sign 
int a pr gramming languag . Th If rt p nt in thi pha c will a tually d tcrmin s th 
success of th y t m and a e th pr cc ' f m difi ati n d bugging t sting, 
v rifi ati n, sy t m int grati n and f r future nhancemcnt. 
5.2 DEV i LOPM NT NVIRONM i NT 
ir nm nt play a maj r r le in d t in inin 
111 th uita 1 will n t nly h lp t 
f th, pr j · t. A t ·r irnplcm ntin 
ptng 
r equir m .nt f hardware and fh ur · thut ' a· slat xl in th pr· 
ha t 'l' l\11 finulizc I. The Ill I Ii •l th 
har war· and fi, ire t 
I 8 
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5.2.1 ACTUAL HARDWARE REQUIREM ~ N1 
• 200MHz Pcntiur Pr ssor 
• 128M RAM 
• l 0 GB Hard i k nvc 
• Other tandard de kl p P ac cs n u h a k board mou and monitor 
• Parallel porl interface 
he parallel p rt pins that i u cd in th yst m is S data pins and S status pins. 
5.2.2 ACTUAL SOFTWARE TOOL REQUIREMENT 
he actual Itwar r uir m nt f r th y tern implerncntati n i the amc as listed in 
the chapter 3: y tem analy i : 
yst m an rv r platf rm 
. t write c ding f u er int rfac fl Vi ua! 
input/ utput p rati n 
ft ffic 2000 t write th d cum nl ti n 
/2 m . ll v a th · i-dir ti n I 
data p rt intr i- ir ti nal 
t tran [i r 8 
p rt that ha a 1- ir ti nal data p rt. E t ~ m d i an - 
rt an u t tran r data fr m th p .riph 'r 11 t th P . 
a p riph r l 
Rn rail l 
l that 
t () 
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1.2 HARDWARE DEVELOPMENT 
This section will explain the development f th h rd 
The hardware component acts as an interface bctw n th p ll t p r{ , th~ 
computer to the system. 
The system integrated two ystcm int nc y t m, there ar signal generator and logic 
analyzer. For signal generator, it needs to output data from the signal generator system 
to parallel port. The pins that can be u ed for output is data pins. The parallel port 
consists of 8 data pins. For logic analyzer it need to rec ive data from parallel port to 
logic analyzer system thus it need parallel port interface that can input data. The input 
pins are 5 status pins. To integrate these ignal generator and logic analyzer system, 
only 5 data pins and 5 statu pin will be u ed. There are data pin D , 1, 02, D3 and 
04 and statu pin 3 4 5 6 and 7. he c nnecti n of the pins i · shown on the 
diagram below: 
Diagram .JA: Mule purull i\l port int irfuce connection 
r th purp · · f · tcrnally upply p w ·r t th· tutu· pins, an c t rnul attery p w r 
upply is supplied t the tatu · pin . Th · c nn • ti n i · 'h wn n di 1r un l ·I w: 
11 () 
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Diagram 5.3B: Connection of battery to tatus pin 
1.3 SOFTWARE DEVELOPMENT 
This section will explain the software development proces . 
5.4.1 TIMER 
I\ de cribed in the chapter y tern malysis the sy tern that I build is in timer base l, 
Thu , cf reg ing any detail let understand the wind w timer fir t. 
Timer event are placed nly in the system event queue if th t queu is mpty and the 
sy tern i idle. Wind ws doc n t place timer event mes age in the y tern event queue 
if the sy tern i already bu y. If y tern ha been busy and h mis ed sev ral tim r 
event me sages Wind ws place nly an single timer me age in the v mt ucuc. 
y tern 
was u y. It d esn't matter h w many timer me a c y t m may have mis cd; 
Wind ws till pine' nly a in 11 • timer me' a )C in ystcm ucue. [Kri imm n 
19 8] 
he a ailable ran e that an b • · t f r tim ·r in s ·t nn i,• rr und I milli · · · n Is n th· 
sh rt ind t 2" 2 - l millis · • mds H' t und < V: d 1y '. n th I 11 .nd. 1 her ar · 
limit d num er f tim irs a uil ibl ' t 111 ~ • lcll\H in th· Wind ws ) ·rutin • s st .m. 
lth u h th· numl •r th 11 is 1 1i111bl • , h ul l l • l\\t'll • th 111 • ufl1ci ·nt f r 111 runnin 
· st .ms u ·in1 nr m r ·th Ill 1h1ndful l lim ·rs. ii in ~y. t •m < \ o ·rl ird und · in. 
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hogging the timers, the operating sy tern may run ut, It 11\ :i l th ~- ,'l 'tn th 1t is 
denied the use of some timer, fit c uld b th 'f y t m th 1 d n '1 h 1~ an: t~ P" . 
The timer placed for the system is at le t 5. It i m r 111 n n u h 1 r4:~rn1 
triggering of 5 data pins and 5 status pins. Th utput thr ugh d 1 pm d input to 
status pins will be triggered according t the tim r int t m, the timer 
interval is range fr m I mil Ii cc nd t l 00000 milli nd . Thu th maximum speed 
for triggering the timer is l 000 Hz. 
5.4.1.1 TIMER CONTROL IN MICROSOFT VISUAL C++ 
To create a tirn r in sy tern a ically minimum f tw timer is needed. he first timer 
is t control the cl ck n the y tern dial g. An ther timer i t let the user tune the 
speed tart and st p the timer a d ir d [Kri 199 ]. 
ince at lea t tw timer i thu tw tim r I 
Let TIM ·Rand 1 
add d t th syst m. 
UNT IM- :.R_ Then ircatc 
the WM TIM -R functi 11 which i a build in tim r fun tion, Th' timer run 1liull I\ 1111 \ 
I· nTim 'I' lNT nl iv nt . Th n add s me c d to create the timer. The cod is a· 
(i 11 w: 
tim urTim' tin: 
wit ·h(nl f,, '111) 
{ 
a I L Tl 1ER: 
111 _sTim '.Formal ("%d%d% I 1, ur'Ilin •. ' t JJ 111· , 
·11r7'i111 •. ' •tS • · in I 
l r A; 
I I_ 
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case ID COUNT TIMER: - - 
m_iCount++; 
m_s ount.Format("%d", m_i ount); 
break; 
} 
The Time is a built in cla . Tl i call ut by u ing bj t ur im . Th first case is to 
display the timer. The ccond case is t er al anoth r count r ba eon the timer CTime. 
There arc some talcs that th tim r can d . • r xampl u r an start the timer, stop 
the timer and set the timer speed. o start the timer some code need to be added. The 
code is shown a foll w: 
etTimer(ID_ L K_TJMER, 100 , N L); 
he first argum nt that p d l th tTimcr uncti n is th l r the tim r. 
Th cc nd argument i h fl n u er want t trigger the cv nt. ln this k 
nt i trigger d c ry l 000 milli cc nd . The third ar um nt i, th addr ss f 
an pti nal allb k Iuncti n that u r can p cify t bypa th WM TIM~ R v nt. 
WM TIM 1 ~ uilt in tim r fun ti n. 1 he NU argum nt ill plac th 
WM TIMER v nt in the y t m queue [Kris imm ns l ]. 
f th tim r a aria l m_ilnt r al i a d . Thi ari lei t I t 
th int r al f tim r that u r ants. 1h c d I tart th tim r 
ace rding t th int r al i h » n a ~ l w: 
Upd t D t (FAL Ii)" 
T Tl fl~R 111 iln! wval, 
he Cir ·t lin 
tut th· tim ·r 1 • • r liu 1 l th' int 'r 1\ s l t 1th· \IS r. 
u · 'r. 'rh · s · · nd Ii n · 
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To stop the timer, the code is a follow: 
Kil!Timer(/D_ UNT_TJMER),· 
5.4.2 SIGNAL GENERA TOR 
As described in the chapter 2 Literature r vi w th purpo of signal generator is to 
generate signal. The signal g n rated by the ignal gen rator system is voltage where 
the system will activat th data pin by writ a value 1 to the data pin. The value 1 will 
activate the data pin. The parallel port consists of 8 data pins. But in this system, only 5 
data pins is used. 
f thi ignal g n rat r y t m. Th r ar n rrnal m de, cycle m de 
and n n-tirning mode. The n rmal and cycle m de i timing ba ed. The n rmal m cl' 
will generat v ltage t data in in timin ba d. I t s say the u er general ignal f' r 
2 cc n high and th n I c nd I w. The data pin will activat d Ci r 2 s c n l 
then I w [i r the r l [th tim . If the y l m de i set t d the data pin will acti t s 
the data pin t high c nd and I w f r 1 ec nd. The arnc nditi n will b 
rep at d f r th f th tim . 1 hen n-timing mo e will al ay a ti at rd a ti at 
the data pin with ut r fi rt th timing t y the u r. 
5.4.2.1 P RALL~LPORT W ITIN DATA DIN 
Th fi 11 wing ar writt n int th' Ir tram t \II ' th u ir t h• • ntr I r 
th p rall I p ut 2.dll d ic · dri .rt ha • ac 
parall l p rt in . 1 he de, ar · 1 • f 11 
int th 
'I 1 7: I 7' · 
7' ; 
l!JJ\ r I '/~hi /.I,; II ll 111 lfr t I /I, 
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LP FNDLLFUNCJ Output; II Function pointer 
LP FNDLLFUNC2 Input; II Function pointer 
hDLL = LoadLibrary{"lnpout32''); 
if (hDLL !=NULL) 
{ 
Output= (LPFNDLLFUN J)GetProcAddr s(hDLL, "0ut32''}; 
Input= (LPFNDLLFUN 2) etrrocnddr ss(hDLL, "l11p32''); 
if(! Output 11 ! Input) 
{ 
II handle the error FreeLibrary{hDLL) ,· 
} 
} 
Outputtint, int); 
In order to write to the data pin at the parallel p rt the c mmand u d i the 
Output(int, int) where the fir t int r pr nt th addr th parallel p rt and the 
cc nd int r pre nt the valu f th pin . 
F reach parall l p rt th r c nsi t f thr e p rt addre e namely the data p rt tatu 
port, and the c ntr 1 rt. Th e a drc ar in cqucntial rd r. · r in tan if th 
data port is at address Ox0378 rt 
will b at Ox037a. h addrc 
addrcs i n d d t writ' int th data pin . 
PT2 r PT th p 
rder t f th parall I p rt the u 'r iun ·h · k th' m '· in th' 
au c a parall 'l p rt an ha , 
ystem nfigurati n und r th· R ur rmall th parnll I p rt will 
be set to PTl in th and th re ill 78 t 71•. 
Theref r f r th · ur] (), 0 78. 
h valu in 11t1 ut int, int ill I ·t .miin · ' hi h 1 in t 1 ti 1l ·• L ·t s I I· ut th· 8 
d ita in· 1 · i111r numl ·rn. Eo ·h I un t in · H\ 111 \ • ·ith r uul I' r lhmbl ·. ·1 hus 
11 
Un
ive
rsi
ty 
of
Ma
lay
a
let's assign the binary value of 1 for enable, and the binary value 0 f r di' bl . in cc 
there are 8 data pins, in the status where all pin are disabled th 
look like 00000000. Let's assume that the left m t bit i pin 8 and th ri 1h1 m t t it is 
pin 1. When the binary numbers arc c nv rtcd int d cim I nun b rs f r 0 th 
decimal value will be 0. And for all 8 pin t c nabl d th bin r 
11111111, and the decimal value will be 255. The fi II wing h w h in m 
enabled accompanied by the binary and decimal value : 
• All pins disabled 
Binary: 00000000 
Decimal: 0 
• Pin 0 enabled 
Binary: 00000001 
Decimal: 1 
• Pin 1 enabled 
inary: 000000 l 
Decimal: 2 
• Pin 2 enabled 
Binary: 00000100 
Decimal: 4 
• Pin 3 ena l d 
inary: 
ecimal: 8 
• Pin 4 na I d 
1n y: 
Decimal: 16 
• Pin ena l ' 
Binar : 
• I in 
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Binary: 01000000 
Decimal: 64 
• Pin 7 enabled 
Binary: l 0000000 
Decimal: 128 
• All pins enabled 
Binary: 11111111 
Decimal: 255 
In this system, the are only 5 data pin been elected ther r data pin 0 to data pin 4. 
The following table shows the function: 
Table 5.4.2.JA: ornmand for data pin' 
Pin 4 16 
Pin state Decimal value 
All disabled 0 
Pin 0 l 
Pin 1 2 
Pin 2 4 
Pin 3 
he additi n l f uncti n I th it an g n rat r p rt f r th' at. 111 ut th 
user. 
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5.4.3 LOGIC ANALYZER 
As stated in the chapter 2 Literature review, there re tw lyp f \ r, th r 
are timing analyzer and state analyzer. 1 he type logi an lyz r th t built h r is 
timing analyzer but the output displayed is in binary r n . 
There are two ways the status pin receiving d l. in thi yst m. n ur m 
from the signal generator system (the c syst m int grate the ign l g n rater and logic 
analyzer into one system). Another source is by externally up l th b u r po" r (6 
volts) to the status pin. 
The control function f the oftware i t c ntrol the parall l p rt at the c mputer. The 
function of the program i t be a 1 t enabl and di a le th tatu pin t r cei ve 
data. There are 5 tatus pins f the parallel p rt. na ling th r cei ing data fr m tatus 
pins is when there i av ltage pr nt n the pin . h figur b l w h w the p siti n 
of the statu pin . The c nncct r h wn i a male nn l r. 
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Pin Description 
1 Strobe PC Output 
2 DataO PC Output 
Pin Assigmnents 3 Data 1 PC Output 
4 Data2 PC Output 
Note: 8 Data Outputs 5 Data3 PC Output . 
6 Data4 PC Output 4 Misc Other Outputs 
7 Data5 PC Output 
5 Data Inputs 8 Data6 PC Output 
9 Data 7 PC Output 
Note: Pins 18-25 are 10 ACK PC Input 
Ground 11 Busy PC Input 
12 Paper Empty PC Input 
13 Select PC Input 
14 Auto Feed PC Output 
15 Eirol PC Input 
16 Initialize Printer PC Output 
17 Select Input PC Output 
Diagram 5.4.3A: Pin position 
There are 3 modes that the status pins will di play it r ceiving data in th graphical 
user interface. There arc normal, cycle and non-timing ba ed. The n rrnal m de and 
cycle m de arc timing based. The normal mode receive data by h wing th fir t tat 
of the data input to the status pins according to the timing for th ntire time, it will 
display the status pin as low. et says the user state th tatus pin will re civ high f r 
2 seconds and J w f r 1 sec nd the tatu pin will activate th . tatu pin t high ri r 2 
seconds and then low for 1 second and low f r the rest f th time. Th utput i a 
below: 
Timer 1 2 3 4 s 6 7 8 
Output 11111111111111111111111111111111._ _ 
Diagram 5.4. B: utr ut for rtutus pin in norruul mode 
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The cycle mode, on the other hand, will display the data by repeating the data according 
to timing. Let says the user state the status pin to low for 1 second and high f r l 
second. The status pins will set the status pin to low for l second, then high for I 
second. For the rest of the time, it will repeating the same data according to timing. The 
output is shown as follow: 
Timer 1 2 3 4 5 6 
Output __ 1111111111111111, __ 1111111111111111, __ 11111111111111 
Diagram 5.4.3C: Output for status pin in cycle mode 
The non-timing mode will always state the status pin to high or low only. s r n need 
to state the timing condition. 
The additional function of the system is it can generate rep rt f r the data input y th 
user. 
5.4.3.1 PARALLEL PORT DAT A RECEIVE CO DIN 
The following codes are written into the program to allow the user t have c ntr 1 ver 
the parallel port. The code utilize the inpout32.dll devic dri er t have accc int the 
parallel port's pins. ~ he codes arc as fi llows: 
typedef UINT (CALLBACK* LPFNDLLFUN l)(JNT,JNT),· 
typede/UINT (CALLBACK* LPFNDLLFUN 2)(/NT),· 
HJNSTANCE hDLL; II Handle to DLL 
LPFNDLLFUNCJ Output,· II Function point r 
LP FNDLLFUNC2 Input,· II Function point r 
hDLL = Loadl.ibrar ("I11pout ... 11 : 
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if (hDLL !=NULL) 
{ 
Output= (LPFNDLLFUNCJ)GetProcAddress(hDLL, "Out32"),· 
Input= (LPFNDLLFUNC2)GetProcAddress(hDLL, "Inp32''.),· 
if(! Output 11 ! Input) 
{ 
II handle the error FreeLibrary(hDLL); 
} 
} 
Input(int); 
The command for reading data from the parallel port is the Inpuuint), where the int 
represents the address of the parallel port. 
The address of the status port is Ox039. very time the tatu pin i activated th value 
received by it is 1. he value receiv d by the talus pins i Ii tcd in th f ll wing ta le. 
Table 5.4.3.1 A: Command of status pins 
rnmand in ccimal values Binary value Pin state 
Pin 0 1 0000 1000 Input Ox037 
Pin 1 2 Input 
Pin2 4 
Pin 3 8 0100 0000 
Pin4 16 1000 0000 
l 1 
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5.4.4 SIGNAL GENERATOR AND LOGIC ANALYZER TIMING 
BASED INTEGRATION 
The system combines the signal generator and logic analyzer into one application. This 
means that the system can generate signal and receive the signal at the time. , irst the 
user set the interval value. It ranges from 1 until 100000 milliseconds. The enable 
button on the right hand side of the interval edit box is to used to start the timer. There 
are 5 areas that are display on the interface. User may selects any pin he want to input. 
There are high and low value which is stated in the graphical interface as "H" and "L". 
The "H" and "L" is let the user specify how many second they want to activated r 
deactivate the status pins. The data will write to data pins and end t tatu pin . The 
output will be displayed on the "Binary" column. There are multiple tate that y tern 
can do. All the states are shown on the following table. 
Table 5.4.4A: oftwarc interface functions 
Disable the pin t low without timing 
Command button's Descripti n 
name 
•nable the pint high without timing 
•nable the pin t 
first) 
Enable · Enable the pint n timing in 
first) 
"nableN Enable the pin to high or low bas d n timing in n 
(high first) 
EnableNL Enable the pin to high or I rm 11 m d · 
(low first) 
I isnb) L~ 
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DisableC, 
DisableCL, 
DisableN, 
DisableNL, 
DisableEx 
I. 
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!,:. timer1 ~ l8J 
Tiner lrterval liB ST ART TIMER I ,TOP T M~Fl I 
Uirent Tine 15:57:15 
IP'nO 
H:r 
Bray011p1: 0 Enel*!H I 
Pl.ti: Cori : H: E~I 
l:r l: E~~J 
Enai*Ex I E~ I DisalleCll 
J 
Cori EmN I Dit~I 
(b:k 0 Enal*!Nl I o~u Dit~x I 
L..- 
P'n 1 
H:r Bray011p1: 0 EM>leH I 
l:r Pl.ti: Cori : H: 
EMill j 
l: E~I Disa:ieCI 
Cori 
E~I~ E~x I 
Enal*!N I D~j o~..!J 
(b:k : 0 Enai*Nl I ~...Y 
P'n2 E~j 
I H:r 
BiwyO~: 0 
Pl.ti: Co.Ji : H: EMii I 
l:r l: E~j D~ 
Cori 
E~j o· J ~xi 
Cklck 
EMl*N I Dit~J _D~xj 
0 EmNLj o~Lj 
P'n3 En.'&H I 
H:r 
BiwyO\ip.t: o 
!\&Cori: H EMilel I 
l:r 
l: E~I Discbleej 
E~I D~I EM:*fx j 
Cori Enal*!N J o~J O~xj 
Ckx:k : 0 E~LI D~ 
P'n4 DecWJVu: o 
H:r 
Ell!tieH J 
NlkCori. H. E~I 
l:r l: E~ Oisat*Cj 
E~j OISlbieClj EMl*Ex j 
Cori 
P'n • 1 
EMl*Nj Dis~J D1tablcEx j 
Cklck : 0 E~IJ Dis~~ Dal j 
Diagram 5.4.4A: ignal g n erutor and logi · nu al 'l •r N ire •n hot 
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5.4.5 PARALLEL PORT CONTROL WITH MICROSOFT VISUAL 
C++ 
This sub-section will explain how does the software program control the parallel port. 
From the previous section, the main goal is to allow the program to enable and disable 
the data pins on the parallel port. 
The software program used to control the parallel port will be written using Microsoft 
Visual C++. There are several ways to access the parallel port. These way include 
direct input and output, custom developed device drivers and the Windows operating 
system built in drivers. 
Almost all programming languages allow programmers to access parallel port using 
some library functions. For instances, Borland C is providing Inportb and Outportb 
functions to read and write IO mapped peripherals. In Microsoft Vi ual ++,there are 2 
functions to access IO mapped peripherals, _inp ii r reading and _outp f r writing. 
These functions are declared in "conio.h" [1). 
By using Jnporb and outportb r _inpO or _outp functions in our program there should 
be without any problem if running the program on os or Win95/98. But with the new 
era of NT clone operating systems like Win NT4, Win 2000, WinXP all this impli ity 
goes away. When trying t run a pr gram which is written using the th c nv nti nal 
software Iuncti ns like Inp rb, outportb, _inp() r _ utp on a N or Win2000 y tern 
it will show an error message that 11 he exception privileg d in tructi n curr I in the 
system at location .... ''. The figure of such a messagebox i gi en bel w. 
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PAR TEST I .EXE - Applicati~~;Errot x 
The exception Privileged instruction. 
(Oxc0000096) occurred in the application at location Ox0040bc27. 
Click on OK to terminate the program 
Click on CANCEL to debug the program 
l ; 1 .L.. .9..~ J __ ca_n_ce_l ..__. 
Diagram 5.4.SA: Error Message 
The above error message only happens under the NT operating system, but the program 
is running perfectly flawless under the Windows 98 operating system. This is because 
being a very secure operating system, Windows NT assigns some privilege and 
restrictions to different types of programs running on it. It classifies all the pr gram 
into two categories, User mode and Kernel mode, for example running in ring3 and 
ringO modes. User mode programs are running in ring3 m de and Kernel m de 
programs are running in ringO mode. The program that will be written falls in the u er 
mode category. The user mode program is restricted to use certain instructions such as 
IN, OUT. Whenever the operating system finds that a u er mode program is trying t 
execute such instruction', the operating system stops execution of that program and will 
display an error message. Eventually the interfacing program stops executing fN r 
UT instructions to read or write data to parallel p rt. But in the same time Kernel 
mode program are inn way restricted in executing such in tructi n . 
Device drivers are capable of running in kernel mode. o the workar und for the a ve 
stated problem is to write a kernel mode driver capable f reading and writing data l 
parallel port and let the user mode program to communicate with it (2]. Th device 
driver is referring to the inpout32.dll for the Wind w NT/200 P p rating ·y tern . 
The inpout32.d11 has the following features: 
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• It works seamless with all versions of Windows including 98/NT/2000/XP 
• It uses a kernel mode driver embedded in the dll 
• No addition software or driver installation is required 
• Driver will be automatically installed and configured automatically when the dll 
is loaded 
• No special APis are required, only 2 functions inp32 and out32 
• Can be easily used with Visual Basic and Visual C++ 
5.4.6 MORE ON INPOUT32.DLL 
The feature of Inpout32.dll is it can work with all the Windows versions without any 
modification in user code or the dll itself. The dll will check the operating sy tern 
version when functions are called, and if the operating system is Win9X, the dll will use 
_inpO and _ outp functions for reading and writing to the parallel port. If the op rating 
system is Windows NT, 2000 or XP, it will install a kernel mode driver and talk t 
parallel port through that driver. The user code will n t be a war f the v r 1 n n 
which it is running. The dll can be used in Windows NT clone operating y terns a if it 
is Win9X. The flow chart f the program is given below. 
127 
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Try to load Driver. 
Success? 
No Ye1 
ser ctib lnp32 or 
Outl2 function 
WIN NT 
Chd.hg OS venfon. 
Yes 
Is ~erfeec.;~ kemd 
mode driver loaded ? 
No 
Pe~i data/ reQue:s:t lO 
diiver • ming 
Oevloel0Con1tol AA 
ENO 
Diagram 5.4.6A: lnpout32.dll process flow chart 
5.4.7 SUMMARY 
This chapter explains the development process of both the softwar and hardwar 
components. Besides this chapter describes the coding for both the signal generator and 
logic analyzer system. It explains the real software environment as well. The next 
chapter will further describe about the system testing use during ystem te ting phase. 
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CHAPTER 6: SYSTEM TEST 
A testing strategy is a general approach to the testing process rather than a method of 
devising particular system or component test [Sommerville, 1995]. System testing is 
one of the important steps in system development. 
The main objective of testing is to uncover different types of errors that exist while 
executing the system. System testing is a critical element of software quality assurance 
and represents the ultimate review of specification, design and coding. However, testing 
cannot show the absence of defects, it can only show that software defects are present 
[Pressman, 2000]. 
Testing provides a method to uncover logical error and t test the system reliability. 
Types of tests used are depend on what is being tested, components, group of 
components, or the whole system. 
In developing a system, system testing usually involves sev ral stage . First ach 
program component is tested on its own, isolated from the other component in the 
system. uch testing is known as unit testing or component t sting. Thi tage ft ting 
verifies that the component functions properly with the types of input and utput 
expected from studying the component's design. After each component has been tested 
the interaction between these components must be tested again t ensur that the 
components can be integrated. 
When all components have been unit-tested, the next step is ensuring that the intcrfa 
among the components are defined and handled properly. This tep i ailed intcgrati n 
testing, also known as module testing, which verifies that the all the comp nent rk 
together as described in the module or system design specificati n . 
U
ive
rsi
ty 
of 
Ma
lay
a
6.1 TEST CASE 
Different test cases are applied on the system developed so that the system will 
be error free when the user is using it. The following are the categories of test 
cases being applied on the system: 
~ Normal data test- test by using normal data to check whether the system 
works properly under normal situation. For example, the number of 
seconds for high and low is inserted, make sure that the output come out 
on the binary column is correct according to the timing stated. 
~ Extreme data test - test with invalid data (includes input non-numerical 
data into a numerical field) that is not supported by the input field. r 
example, if 0 seconds is inserted into the interval column, make sure that 
an error message will come out. 
srroncous data test - to test the pcrf rmance of th sy tern and err r 
handling while erroneous data were input. -or xampl the dcvcl p r 
will put i11 a value 1000 to the interval column. 1000 i I 000 
milliseconds or 1 second. The speed is 1 Hz. Thus I will check whether 
the utput is displayed in the 1 Hz speed, that is 1 second di play l 
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6.2 UNIT TESTING 
Unit testing focuses on verification effort on the smallest unit of software design - 
software component or module. Using the component-level design description as a 
guide, important control paths are tested to uncover errors within the 'boundary of the 
module. The relative complexity of tests and uncovers errors is limited by the 
constrained scope established for unit testing. The unit test is white-box oriented, and 
the step can be conducted in parallel for multiple components [Pressman, 2000]. 
In unit testing, the following aspects are considered: 
):> Interface - tested to ensure that information properly flows into and out 
of the program unit under test. The developer has test the interface in the 
signal generator and logic analyzer system to make sure that data can e 
passed from the data pin to status pin. 
):> Local data structures - examined to ensure that data st r d temp rarily 
maintains its integrity during all steps in the algorithm's cxccuti n. 
):> error handling path - to check whether the routines for all the rr r 
handling works properly as directed or sets. or example the dev loper 
has added a function to ensure that field is set to character f rmat. Th 
developer enter data in numeric format. The err r m sage box will 
prompt out and showed that the error handling works pr p rly. 
1 l 
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6.3 INTEGRATION TESTING 
When we are satisfied that individual components are working correctly and 
meet out objectives, we combine them into a working system. This integration is 
planned and coordinated so that when a failure occurs, we have some idea of 
what caused it. In addition, the order in which components are tested affects our 
choice of test cases and tools. Some components may be in the coding phase, 
other may be in the unit-testing phase, and still other collections of components 
may be tested together. 
The purpose of integration testing is to test the integration of overall 
performance of the system. The criteria taken in accounts are: 
);;>- Interface integrity - internal and external interfaces are tested a each 
modules to check if there is any lost of data across interfaces. 
~ Functional validity - tests designed to uncover functional err r arc 
conducted. 
~ Information content - tests designed to uncover error associated with local 
or global data structures are conducted. 
).- Performance - tests designed to verify performance unds stabli hcd 
during software design are conducted. Un
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In order to produce a good test result for the software component, it is important that the 
process of writing the programs are planned correctly and carried out smoothly. During 
the writing of the program, make sure that all the required functions and methods are 
drafted out clearly. It is also important to frequently compiled and run the programs 
after each and every functions are written correctly. This way, whenever an error is 
found, at that moment the problem would be a small one and it should be easy to solve 
the problem. 
The most important function on the system is to make sure that the data is write to data 
pin (signal generator) and is read from status pin (logic analyzer). In order to test if the 
output is write to the data pin and received from status pin, a third party software is used 
to test the parallel port's pin status. The software used is the Parallel Port Monit r 
written by Fred Bulback. This software is a freeware and can be download from the 
Internet. The ParaJlel Port Monitor is a utility for viewing and manipulating the state f 
a parallel port on a Windows operating system. The figure below shows the creen h t 
of the software: 
378 [ 255 [ FF f11111111 ' No 
379 [ 127 1 7F p1111111 No 
37 A I 204 f CC j110011 00 No •••••••••••••I •••000000000 
Diagram 6.4A: Parallel Port Monitor 
As seen above, the coloured round dots represents the 25 pins of th parallel p rt. The 
dark red colour shows the pins that are not active, while the ell w pin' arc the a ·ti 
pins. 
'fhi soflwar · li; ideally rood fort ·stin th s th 
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6.5 TESTING USING OSCILLOSCPE 
Another way to test the data whether the data is written to the data pin and read from the 
status pin, a hardware oscilloscope is used. The oscilloscope is connected to the parallel 
port interface's pin. Every time, only 1 pin can be tested. The status of the pin will be 
shown on the oscilloscope screen shot. 
6.6 SUMMARY 
This chapter mainly explain the testing method used during the system development. 
The testing method are test case, unit testing, integration testing, testing system using 
Parmon software and testing using oscilloscope. The next chapter is the last chapter 
which will further evaluate the system problem, strength and so on. 
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CHAPTER 7: SYSTEM EVALUATION 
In this chapter, the system evaluation will be discussed. After having gone through the 
implementation and testing phase, the final phase of developing this system is the 
evaluation stage. 
7.1 STRENGTH SYSTEM 
This system is a brand new system that integrates two applications into one system, 
there are signal generator and logic analyzer. Presently, there are many signal generator 
and logic analyzer hardware, but seldom in software. Thus this system proves to be 
unique in the sense that it combines both signal generator and logic analyzer 
application into one portable software. It can let the computer to become a signal 
generator and logic analyzer on the same time. 
Another strength of this system is that it can generate ignal and receive the ignal 
according to timer. The output come out will displayed according to a build in tirn r. 
Such timing based signal generator and logic analyzer software does not exi t y t in the 
previous project. 
The third strength of the system is that the system can generate signal to data pin and 
receive the signal from status pins simultaneously. here are at I ast 5 timer g ncrat d 
in the system. Thus each pin can use its own timer to function scparat Jy. Thu at I a t 
two pins can be activated at the same time without affecting the other pin . 
The fourth strength of the system is it can generate report for the data that i input by 
user. Every time the enable and disable function is activated the y tern will rit • th 
data pin by the user into a excel file. The report will show the counter and the pin 
status according to the counter. Besides, if the user e, ternall upplic · a p r l th 
status pin or deactivate the status pin, the system 
generate a report for it as well. 
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Besides, the system should be used for testing purpose. Hardware such as FPGA can 
use the system to test the data from FPGA and the output will display on the system 
output field. 
Another strength of this system is that is can be used in smart home. Smart home is a 
concept that use the computerized controls in a house. For example in the computers 
control washing machines and microwaves, the house owner will turn the heating on 
and off, and they have provided new ways to monitor the safety and security of their 
home. Besides, the house owner can use this system to switch on or switch off their 
housing electronic components for example fans, lamps and so on by setting a duration 
into the system. 
7.2 SYSTEM CONSTRAINT 
There are some drawbacks of the system 
• The system should have higher sampling rate to give smaller timing res luti n. 
The sampling rate of this system is range fr m 0.01 kHz t 1 kHz. The 
maximum system speed in this system is 50 kHz. 
7.3 UGGE TION AND IMPROVEMENTS 
• The system can be improved by creating a database. y having the databa e, the 
user will be able to trace to previous records, display m re than I input r utput 
data in one report. 
• The system should be display in a real time graph timing anal zer n t nly in 
binary format. A timing analyzer is the part of a logic anal zer that i anal u · 
to an oscilloscope. Timing mode uses an internal u r-d 111 
capture. As a matter of fact they an U1 u 1 t f 
nnnlyz r di pl 1y. inf rmnti n in th run 3 inc tl rm t 
f I' I 1{ l 
l l 
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horizontal axis representing time and the vertical axis as logic levels of high and 
low. Because the waveforms on both instruments are time-dependent, the 
displays are said to be in the "time domain". Timing mode displays more 
information than state mode than is often necessary. 
• An electronic circuit can be plug in into the parallel port to add an extra function 
to the system. The function is the output in the system can be displayed in a saw 
tooth format or sinusoidal format. 
7.4 PROBLEMS FACED 
Along the development process of this project, there are some problems faced: 
• Software unable to run on Windows XP 
While writing the codes for the program, the platform used to compile th 
source code was the Windows XP operating system. The readily available 
functions for accessing the parallel port were unable t run c rrectly. Thi wa 
due to security reasons on the XP operating system. "urther research was d nc 
on the Internet, and a device driver was needed to overwrite the ecurity 
constraint on the Windows XP operating system. The device driver us d wa the 
Inpout32.dll. 
• onnecting the parallel port pin 
'J he connecti n of data pin to status pin in the parallel p rt int rfacc i d ne by 
soldering the pin on the parallel port. However, the wire is a ily t m v ut 
from the solder pin. Thus a parallel port socket is used. ery sold ring will b 
done on the socket. Soldering on the socket is much more a i r than s l cring 
on the parallel port interface. Besides, it will not break parall l p rt int rfa c 
when soldering. 
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7.5 CONCLUSION 
This project proves to be a challenging task. This is because the system comprises of 
both signal generator and logic analyzer system. Apart from applying the knowledge in 
computer programming, a certain degree of knowledge in the manufacture and structure 
of parallel port is needed. This is where extra knowledge is gain and could be useful for 
future purposes. 
Due to the problems encountered during development, it is sad to mention that the 
developer of the project was almost behind schedule. But with great dedication and 
beliefs, the developer managed at the end to complete the project. 
Along this project, the developer gained many experiences. With these experiences 
gained, the developer hopes that all these will be put into practice when graduate fr m 
university. 
7.6SUMMARY 
This chapter explain the system evaluation which involves determining the problem or 
difficulties, which arise during and after the program coding phase, recognizing th 
system strengths and weaknesses, and finally draft out the system limitations and al o 
its future enhancements. 
1 8 
Un
iv
rsi
ty 
of 
M
lay
a
APPENDIX I: USER MANUAL 
1. First, user has to put in the value of interval into the timer interval field. The value 
range from 1 until 100000 milliseconds. 
2. User may click the "Start Timer" button to start the timer. 
3. Next, user may select one pin from the five pins on the interface. 
4. Key in the number of seconds for high and number of seconds for low into the 
"H" and "L" fields. 
5. The "H' and "L" value will determine the timing representation on the output. 
6. Now, user may click the six "Enable" buttons on the right hand side of user. 
7. The "Enable" button consist of different function which is stated on chapter 5, 
System Implementation. User can see the selected mode on the "Binary utput" 
output field. 
8. When user want to disable the output and timing, user may click the 'Disable' 
button. 
9. Every time user click the "' nablc" and "Disable" butt n, a r p rt will b 
generated on the excel file. If user want to read the report fil u er may g th 
directory that contain the "Exe" file. There are 3 file ti r each pin there ar 
"RccordPin", "RecorclPinPL" and "RecordPinPH". The file "R c rdPin" is t 
generate record for "Enable ", " nableC ", "~ nabJeN" and " nableNL . The 
file "RecordPinPL" and "RecordPinPH" is to generate the rec rd f r 'Enab lcf x 
and "Disablelix", "RecordPinP " is rec rd for user when th y clicking th 
"Disablellx" button on the time the "L" value is counting. "Rec rdPIT i rec rd 
for user when they clicking the "DisableEx" button on the time th H vs Jue i 
counting. 
I 0. The "EnableEx" button is used when user want to externally suppl a p er t 
the status pin. Let say, user activates the status pin S3 b c nnecting th' ult 'r t 
the status pin S3. When they click "EnableEx a unter ' H Ii Id und 'r 
"Binary utput" ) will start counting the durati n f u r a ti vale the statu · 111. 
If '111c user only activate tho pin f r 4 s c nd th H' \ ill r · I 1, u itil 4. 
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11. Now user has plug out the power supply. The state of the status pin is now on 
low condition. Thus the status pin become low. A counter will start counting the 
low state of status pin on the "L" field just under the "Binary Output" field. Let 
say user only want the low value count until 5 seconds, thus user may click the 
"DisableEx" button now. 
12. To read the report that is just input, user may go to the "exe" file directory and 
open the "RecordPinPL" file. 
13. The five pins can be selected to display a output on the same time. 
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